Design and implementation of an FPGA-based processor for compressed images
暂无分享,去创建一个
This paper deals with the implementation of a systolic array architecture in hardware using FPGAs for processing compressed binary images without decompressing them. Specifically, run-length encoding (RLE) is used for compression. Processing images in compressed form provides a significant speedup in the computation. Using a systolic architecture and implementing it in hardware further increases the speed.
[1] Anil K. Jain,et al. Convolution on Splash 2 , 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.
[3] N. Ranganathan,et al. A systolic algorithm and architecture for image thinning , 1995, Proceedings. Fifth Great Lakes Symposium on VLSI.
[4] Fikret Ercal,et al. Fast modular RLE-based inspection scheme for PCBs , 1997, Other Conferences.