A 14-ns 14-Mb CMOS DRAM with 300-mW active power

A 4-Mb high-speed DRAM (HSDRAM) has been developed and fabricated by using 0.7- mu m L/sub eff/ CMOS technology with PMOS arrays inside n-type wells and p-type substrate plate trench cells. The 13.18-mm*6.38-mm chip, organized as either 512 K word*8 b or 1 M word*4 b, achieves a nominal random-access time of 14 ns and a nominal column-access time of 7 ns, with a 3.6-V V/sub cc/ and provision of address multiplexing. The high level of performance is achieved by using a short-signal-path architecture with center bonding pads and a pulsed sensing scheme with a limited bit-line swing. A fast word-line boosting scheme and a two-stage word-line delay monitor provide fast word-line transition and detection. A new data output circuit, which interfaces a 3.6-V V/sub cc/ to a 5-V bus with an NMOS-only driver, also contributes to the fast access speed by means of a preconditioning scheme and boosting scheme. Limiting the bit-line voltage swing for bit-line sensing results in a low power dissipation of 300 mW for a 60-ns cycle time. >

[1]  E. Doering,et al.  Storage array and sense/refresh circuit for single-transistor memory cells , 1972 .

[2]  T. Ohsawa,et al.  An experimental 4-Mbit CMOS DRAM , 1986 .

[3]  D. Critchlow,et al.  A substrate-plate trench-capacitor (SPT) memory cell for dynamic RAM's , 1986 .

[4]  Kiyoo Itoh,et al.  A 1-Mbit BiCMOS DRAM using Temperature Compensation Circuit Techniques , 1988, ESSCIRC '88: Fourteenth European Solid-State Circuits Conference.

[5]  Wei Hwang,et al.  High-speed sensing scheme for CMOS DRAMs , 1988 .

[6]  Yasunao Katayama,et al.  A 22-ns 1-Mbit CMOS high-speed DRAM with address multiplexing , 1989 .

[7]  Tatsumi Yamauchi,et al.  A 6-ns 256-kbit BiCMOS TTL SRAM , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[8]  Masahiro Yoshida,et al.  A 17ns 4Mb BICMOS DRAM , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[9]  Yasunao Katayama,et al.  A Pulsed Sensing Scheme With A Limited Bit-Line Swing , 1991, 1991 Symposium on VLSI Circuits.

[10]  Takayuki Kawahara,et al.  A circuit technology for sub-10-ns ECL 4-Mb BiCMOS DRAM's , 1991 .

[11]  Takahiko Hara,et al.  A 17ns 4Mb CMOS DRAM Using Direct Bit-line Sensing Technique , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.