Double-pulse-single-event transients in combinational logic
暂无分享,去创建一个
B. L. Bhuva | L. W. Massengill | T. D. Loveless | A. F. Witulski | J. R. Ahlbin | M. J. Gadlage | D. R. Ball | J. Ahlbin | L. Massengill | D. Ball | M. Gadlage | B. Bhuva | A. Witulski
[1] M. Gaillardin,et al. New Insights Into Single Event Transient Propagation in Chains of Inverters—Evidence for Propagation-Induced Pulse Broadening , 2007, IEEE Transactions on Nuclear Science.
[2] B L Bhuva,et al. The Effect of Layout Topology on Single-Event Transient Pulse Quenching in a 65 nm Bulk CMOS Process , 2010, IEEE Transactions on Nuclear Science.
[3] peixiong zhao,et al. Scaling Trends in SET Pulse Widths in Sub-100 nm Bulk CMOS Processes , 2010, IEEE Transactions on Nuclear Science.
[4] B. Narasimham,et al. On-Chip Characterization of Single-Event Transient Pulsewidths , 2006, IEEE Transactions on Device and Materials Reliability.
[5] P. Eaton,et al. Soft error rate mitigation techniques for modern microcircuits , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).
[6] P. Eaton,et al. Single-Event Transient Pulse Quenching in Advanced CMOS Logic Circuits , 2009, IEEE Transactions on Nuclear Science.
[7] B.L. Bhuva,et al. Charge Collection and Charge Sharing in a 130 nm CMOS Technology , 2006, IEEE Transactions on Nuclear Science.
[8] A. B. Campbell,et al. Analysis of multiple bit upsets (MBU) in CMOS SRAM , 1996 .
[9] L.W. Massengill,et al. Simultaneous single event charge sharing and parasitic bipolar conduction in a highly-scaled SRAM design , 2005, IEEE Transactions on Nuclear Science.