A serial-link transceiver based on 8 GSample/s A/D and D/A converters in 0.25 /spl mu/m CMOS

On-chip VCOs generate 16 clock phases that drive an 8-way interleaved 4b A/D input receiver and an 8-way interleaved 8b D/A transmitter. 4 GHz bandwidth is achieved by inductors that distribute the I/O capacitance and a transmit equalizer. Digital calibration adjusts the sample timing to 10 ps, the input and output accuracy to <1 LSB and 3 LSBs, respectively.

[1]  W. Ellersick,et al.  GAD: A 12-GS/s CMOS 4-bit A/D converter for an equalized multi-level link , 1999, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[2]  M. Horowitz,et al.  A 0 . 5m CMOS 4 . 0-Gbit / s Serial Link Transceiver with Data Recovery Using Oversampling , 1998 .

[3]  William F. Ellersick,et al.  Data converters for high speed CMOS links , 2001 .

[4]  Mark Horowitz,et al.  A 2 Gb/s/pin CMOS asymmetric serial link , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[5]  W. Black,et al.  Time interleaved converter arrays , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  B. Kleveland,et al.  Monolithic CMOS distributed amplifier and oscillator , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[7]  M. Horowitz,et al.  An eight channel 35 GSample/s CMOS timing analyzer , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[8]  Masoud Salehi,et al.  Communication Systems Engineering , 1994 .

[9]  T. Lee,et al.  A 0.3-/spl mu/m CMOS 8-Gb/s 4-PAM serial link transceiver , 2000, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[10]  B. Razavi,et al.  A 10 Gb/s CMOS clock and data recovery circuit with frequency detection , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[11]  Chih-Kong Ken Yang,et al.  A 0.5-/spl mu/m CMOS 4.0-Gbit/s serial link transceiver with data recovery using oversampling , 1998 .

[12]  C.W. Werner,et al.  A 2 Gb/s/pin 4-PAM parallel bus interface with transmit crosstalk cancellation, equalization, and integrating receivers , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[13]  M. Horowitz,et al.  Precise delay generation using coupled oscillators , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[14]  Richard T. Witek,et al.  A 160 MHz 32 b 0.5 W CMOS RISC microprocessor , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[15]  M. Shoji,et al.  Elimination of process-dependent clock skew in CMOS VLSI , 1986 .

[16]  W.R. Hewlett,et al.  Distributed Amplification , 1948, Proceedings of the IRE.