A Power Scalable and Low Power Pipelined ADC
暂无分享,去创建一个
[1] Wenhua Yang,et al. A 3-V 340-mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input , 2001, IEEE J. Solid State Circuits.
[2] Behzad Razavi,et al. Design of Analog CMOS Integrated Circuits , 1999 .
[3] Michiel Steyaert,et al. Switched-opamp: an approach to realize full CMOS switched-capacitor circuits at very low power supply voltages , 1994, IEEE J. Solid State Circuits.
[4] William J. Dally,et al. A low-power multiplying DLL for low-jitter multigigahertz clock generation in highly integrated digital chips , 2002, IEEE J. Solid State Circuits.
[5] Christian Enz,et al. CMOS low-power analog circuit design , 1996, Emerging Technologies: Designing Low Power Digital Systems.
[6] K. Leung,et al. A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation , 2003, IEEE J. Solid State Circuits.
[7] Andrew Masami Abo,et al. Design for Reliability of Low-voltage, Switched-capacitor Circuits , 1999 .
[8] William J. Dally,et al. Digital systems engineering , 1998 .
[9] Bradley A. Minch. A low-voltage MOS cascode bias circuit for all current levels , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).
[10] David A. Johns,et al. Analog Integrated Circuit Design , 1996 .
[11] T. E. Linnenbrink,et al. ADC testing with IEEE Std 1241-2000 , 2001, IMTC 2001. Proceedings of the 18th IEEE Instrumentation and Measurement Technology Conference. Rediscovering Measurement in the Age of Informatics (Cat. No.01CH 37188).
[12] Kari Halonen,et al. 1-V 9-bit pipelined switched-opamp ADC , 2001 .
[13] Stephen H. Lewis,et al. A 10-b 20-Msample/s analog-to-digital converter , 1992 .
[14] G. Geelen,et al. A fast-settling CMOS op amp for SC circuits with 90-dB DC gain , 1990 .
[15] A. Rueda,et al. Design of a CMOS fully differential switched-opamp for SC circuits at very low power supply voltages , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).
[16] R. Castello,et al. A 1 V 1.8 MHz CMOS switched-opamp SC filter with rail-to-rail output swing , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.