Multi-level factorisation technique for pass transistor logic