Reducing the cost of branches
暂无分享,去创建一个
[1] Fred C. Chow,et al. A portable machine-independent global optimizer--design and measurements , 1984 .
[2] Alan Jay Smith,et al. Branch Prediction Strategies and Branch Target Buffer Design , 1995, Computer.
[3] Mark Horowitz,et al. The MIPS-X Microprocessor, , 1985 .
[4] Thomas Karl Richard Gross,et al. Code optimization of pipeline constraints , 1983 .
[5] Norman P. Jouppi,et al. Hardware/software tradeoffs for increased performance , 1982, ASPLOS I.
[6] Emmanuel Katevenis,et al. Reduced instruction set computer architectures for VLSI , 1984 .
[7] Roland N. Ibbett,et al. The MU5 Computer System , 1979 .
[8] Emmanuel Katevenis. Reduced instruction set computer architectures for vlsi (microprocessor, risc, multiple-windows - of - registers) , 1983 .
[9] Thomas R. Gross,et al. Postpass Code Optimization of Pipeline Constraints , 1983, TOPL.
[10] David A. Patterson,et al. Reduced instruction set computers , 1985, CACM.