Predictive parallel event-driven HDL simulation with a new powerful prediction strategy
暂无分享,去创建一个
Jay Kim | Seiyang Yang | Namdo Kim | Jaehoon Han | Doowhan Kwak | Daeseo Cha | Junhyuck Park | Jaehoon Han | Junhyuck Park | Seiyang Yang | Namdo Kim | Doowhan Kwak | Daeseo Cha | Jay B. Kim
[1] Seiyang Yang,et al. A new distributed event-driven gate-level HDL simulation by accurate prediction , 2011, 2011 Design, Automation & Test in Europe.
[2] Seiyang Yang,et al. Scalable parallel event-driven HDL simulation for multi-cores , 2012, 2012 International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD).
[3] R. M. Fujimoto,et al. Parallel discrete event simulation , 1989, WSC '89.
[4] Kai-Hui Chang,et al. Parallel Logic Simulation: Myth or Reality? , 2012, Computer.
[5] Carl Tropper,et al. A Design-Driven Partitioning Algorithm for Distributed Verilog Simulation , 2007, 21st International Workshop on Principles of Advanced and Distributed Simulation (PADS'07).
[6] Valeria Bertacco,et al. Event-driven gate-level simulation with GP-GPUs , 2009, 2009 46th ACM/IEEE Design Automation Conference.