Predictive parallel event-driven HDL simulation with a new powerful prediction strategy

Traditional parallel event-driven HDL simulation methods suffer heavy synchronization & communication overhead for timely transferring the signal data among local simulators, which could easily nullify most of the expected simulation speed-up from parallelization. A new predictive parallel event-driven HDL simulation as a new promising approach had been proposed for enhancing simulation performance. In this paper, we have further enhanced this noble parallel simulation method for a series of not only timing, but also function oriented design changes with a new powerful prediction strategy. Experimentation with real SOC designs from industry has been performed for actual design changes, and shown the effectiveness of the enhanced approach.

[1]  Seiyang Yang,et al.  A new distributed event-driven gate-level HDL simulation by accurate prediction , 2011, 2011 Design, Automation & Test in Europe.

[2]  Seiyang Yang,et al.  Scalable parallel event-driven HDL simulation for multi-cores , 2012, 2012 International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD).

[3]  R. M. Fujimoto,et al.  Parallel discrete event simulation , 1989, WSC '89.

[4]  Kai-Hui Chang,et al.  Parallel Logic Simulation: Myth or Reality? , 2012, Computer.

[5]  Carl Tropper,et al.  A Design-Driven Partitioning Algorithm for Distributed Verilog Simulation , 2007, 21st International Workshop on Principles of Advanced and Distributed Simulation (PADS'07).

[6]  Valeria Bertacco,et al.  Event-driven gate-level simulation with GP-GPUs , 2009, 2009 46th ACM/IEEE Design Automation Conference.