Shannon Logic Based Novel QCA Full Adder Design with Energy Dissipation Analysis

Quantum-dot Cellular Automata (QCA) is an emerging nanotechnology to replace VLSI-CMOS digital circuits. Due to its attractive features such as low power consumption, ultra-high speed switching, high device density, several digital arithmetic circuits have been proposed. Adder circuit is the most prominent component used for arithmetic operations. All other arithmetic operation can be successively performed using adder circuits. This paper presents Shannon logic based QCA efficient full adder circuit for arithmetic operations. Shannon logic expression with control variables helps the designer to reduce hardware cost; using with minimum foot prints of the chip size. The mathematical models of the proposed adder are verified with the theoretical values. In addition, the energy dissipation losses of the proposed adder are carried out. The energy dissipation calculation is evaluated under the three separate tunneling energy levels, at temperature T = 2K.The proposed adder dissipates less power. QCAPro tool is used for estimating the energy dissipation. In this paper we proposed novel Shannon based adder for arithmetic calculations. This adder has been verified in different aspects like using Boolean algebra besides it power analysis has been calculated. In addition 1-bit full adder has been enhanced to propose 2-bit and 4-bit adder circuits.

[1]  Stefania Perri,et al.  Area-Delay Efficient Binary Adders in QCA , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Keivan Navi,et al.  A Novel Robust QCA Full-adder☆ , 2015 .

[3]  Peter M. Kogge,et al.  Probabilistic Analysis of a Molecular Quantum-Dot Cellular Automata Adder , 2007, 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007).

[4]  Charles H. Bennett,et al.  Logical reversibility of computation , 1973 .

[5]  Peter M. Kogge,et al.  Problems in designing with QCAs: Layout = Timing , 2001 .

[6]  DasJadav Chandra,et al.  Shannon’s expansion theorem-based multiplexer synthesis using QCA , 2016 .

[7]  Srinivas Talabattula,et al.  An Optimized Design of Complex Multiply-Accumulate (MAC) Unit in Quantum Dot Cellular Automata (QCA) , 2018 .

[8]  Wolfgang Porod,et al.  Quantum cellular automata , 1994 .

[9]  Jadav Chandra Das,et al.  Design of novel carry save adder using quantum dot-cellular automata , 2017, J. Comput. Sci..

[10]  S. Bhanja,et al.  Estimation of Upper Bound of Power Dissipation in QCA Circuits , 2009, IEEE Transactions on Nanotechnology.

[11]  Mostafa Rahimi Azghadi,et al.  A Novel Design for Quantum-dot Cellular Automata Cells and Full Adders , 2007, ArXiv.

[12]  Jing Huang,et al.  Design and Test of Digital Circuits by Quantum-Dot Cellular Automata , 2007 .

[13]  P. D. Tougaw,et al.  Logical devices implemented using quantum cellular automata , 1994 .

[14]  Ronald F. DeMara,et al.  Design and evaluation of an ultra-area-efficient fault-tolerant QCA full adder , 2015, Microelectron. J..

[15]  Shaahin Angizi,et al.  Towards single layer quantum-dot cellular automata adders based on explicit interaction of cells , 2016, J. Comput. Sci..

[16]  Graham A. Jullien,et al.  Performance comparison of quantum-dot cellular automata adders , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[17]  C. Lent,et al.  Power gain and dissipation in quantum-dot cellular automata , 2002 .

[18]  Wei Wang,et al.  Quantum-dot cellular automata adders , 2003, 2003 Third IEEE Conference on Nanotechnology, 2003. IEEE-NANO 2003..

[19]  K. Nehru,et al.  A Shannon Based Low Power Adder Cell for Neural Network Training , 2010 .

[20]  Yervant Zorian,et al.  2001 Technology Roadmap for Semiconductors , 2002, Computer.

[21]  Milad Sangsefidi,et al.  Coplanar Full Adder in Quantum-Dot Cellular Automata via Clock-Zone-Based Crossover , 2015, IEEE Transactions on Nanotechnology.

[22]  Razieh Farazkish,et al.  Design and characterization of a new fault-tolerant full-adder for quantum-dot cellular automata , 2015, Microprocess. Microsystems.

[23]  Earl E. Swartzlander,et al.  Adder and Multiplier Design in Quantum-Dot Cellular Automata , 2009, IEEE Transactions on Computers.

[24]  Saket Srivastava,et al.  QCAPro - An error-power estimation tool for QCA circuit design , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).