Design Tradeoffs for a CT-ΔΣ ADC With Hybrid Active–Passive Filter and FIR DAC in 40-nm CMOS

This letter analyzes the constraints and tradeoffs involved in the design of a third-order single-bit quantizer-based continuous-time delta–sigma modulator (CTDSM) with a hybrid active–passive loop filter. The jitter suppression capability of an FIR DAC is combined with the superior out-of-band quantization noise filtering capability of a passive filter, thereby enabling the use of an energy-efficient Gm-C integrator at the front-end. Nearly 60 percent of the dc loop gain is derived from the single-bit quantizer, thus greatly relaxing the dc gain requirement for the active integrators. We also analyze the modulator’s stability for an input signal near full scale. Fabricated in a 40-nm CMOS, the prototype CTDSM occupies a core area of 0.034 mm2 and achieves SNDR, SNR, and DR of 65.6 dB, 66.7 dB, and 67.3 dB, respectively, in a 5-MHz bandwidth at 1 GS/s.

[1]  Shanthi Pavan,et al.  Fundamental Limitations of Continuous-Time Delta–Sigma Modulators Due to Clock Jitter , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Shouli Yan,et al.  A 2.7mW 2MHz Continuous-Time ΣΔ Modulator with a Hybrid Active-Passive Loop Filter , 2006, IEEE Custom Integrated Circuits Conference 2006.

[3]  Nuno Paulino,et al.  A 0.7 V 256 μW ΔΣ modulator with passive RC integrators achieving 76 dB DR in 2 MHz BW , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).

[4]  Stacy Ho,et al.  A 23 mW, 73 dB Dynamic Range, 80 MHz BW Continuous-Time Delta-Sigma Modulator in 20 nm CMOS , 2015, IEEE Journal of Solid-State Circuits.