Software-Based On-Line Test of Communication Peripherals in Processor-Based Systems for Automotive Applications

The adoption of systems-on-a-chip (SoCs) in automotive systems opens interesting possibilities, but also introduces significant dependability concerns. Up to now, researchers focused most of their efforts in devising new solutions for improving the dependability of the processor-cores embedded in typical SoCs, and several solutions mixing software techniques with hardware ones have been proposed, which result in low-cost dependable systems. Conversely, the peripheral components also typically embedded in SoCs are often designed according to traditional area-demanding hardware-only fault tolerance techniques. In this paper, we propose an experimental evaluation of the effectiveness of a purely software-based approach, which can be easily and inexpensively implemented on existing SoCs. We present results on a case study inspired to a real- life application, which exploits a network of SoCs based on the Motorola 6809 processor core: experiments show that the approach achieves relatively high fault coverage with relatively reduced performance penalties.

[1]  J. C. Chan An improved technique for circuit board interconnect test , 1992 .

[2]  M. Sonza Reorda,et al.  Accurate dependability analysis of CAN-based networked systems , 2003, 16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings..

[3]  Massimo Violante,et al.  Early, accurate dependability analysis of CAN-based networked systems , 2006, IEEE Design & Test of Computers.

[4]  Cecilia Metra,et al.  Single Output Distributed Two-Rail Checker with Diagnosing Capabilities for Bus Based Self-Checking Architectures , 2002, J. Electron. Test..

[5]  Cheng-Chew Lim,et al.  A software test program generator for verifying system-on-chips , 2005, Tenth IEEE International High-Level Design Validation and Test Workshop, 2005..

[6]  Keiichi Higeta,et al.  External memory BIST for system-in-package , 2005, IEEE International Conference on Test, 2005..

[7]  Yervant Zorian Guest Editor's Introduction: What is Infrastructure IP? , 2002, IEEE Des. Test Comput..

[8]  Dhiraj K. Pradhan,et al.  Fault-tolerant computer system design , 1996 .

[9]  Dimitris Gizopoulos,et al.  Effective software-based self-test strategies for on-line periodic testing of embedded processors , 2004 .

[10]  Paolo Bernardi,et al.  Integrating BIST techniques for on-line SoC testing , 2005, 11th IEEE International On-Line Testing Symposium.