Memristor-based RRAM with applications

Recently acclaimed the fourth fundamental circuit element, the memristor was theoretically predicted by Leon Chua in 1971, although its single device electronic implementation eluded the attention of integrated circuit designers for the past three decades and was first reported in 2008 by the Hewlett-Packard (HP) Laboratory researchers while developing crossbar-based ultra high-density nonvolatile memories. Memristor-based hybrid nanoscale CMOS technology is expected not only to impact the flash memory industries profoundly, but also to revolutionize digital and neuromorphic computing. The memristor exhibits a dynamical resistance state that depends on its excitation history and which can be exploited to build transistor-less nonvolatile semiconductor memory (NVSM), commonly known as resistive RAM (RRAM). This paper addresses an implementation scheme for memristor-based resistive random access memory (MRRAM), a nano-scale binary memory that is compatible with modern computer systems. Its structure is similar to that of static random access memory (SRAM), but with the memristor replacing the underlying RS flip-flop. By improving the MRRAM, we propose a multilevel memory with greater data density, which stores multiple bit information in gray-scale form in a memory unit. Reported computer simulations and numerical analyses verify the effectiveness of the proposed scheme in storing ASCII characters and gray-scale images in binary format.

[1]  Chua Memristor-The Missing Circuit Element LEON 0 , 1971 .

[2]  M. Pickett,et al.  A memristor-based nonvolatile latch circuit , 2010, Nanotechnology.

[3]  Zhangcai Huang,et al.  Memristor Model for SPICE , 2010, IEICE Trans. Electron..

[4]  Kyungmin Kim,et al.  Memristor-based fine resolution programmable resistance and its applications , 2009, 2009 International Conference on Communications, Circuits and Systems.

[5]  Wei Wang,et al.  Design considerations for variation tolerant multilevel CMOS/Nano memristor memory , 2010, GLSVLSI '10.

[6]  J. Suehle,et al.  A Flexible Solution-Processed Memristor , 2009, IEEE Electron Device Letters.

[7]  Zhong Qi-Shui,et al.  Fuzzy Modeling and Impulsive Control of a Memristor-Based Chaotic System , 2010 .

[8]  Hyongsuk Kim,et al.  Memristor-based multilevel memory , 2010, 2010 12th International Workshop on Cellular Nanoscale Networks and their Applications (CNNA 2010).

[9]  Yiming Huai,et al.  Spin-Transfer Torque MRAM (STT-MRAM): Challenges and Prospects , 2008 .

[10]  Kyoung-Rok Cho,et al.  Memristor MOS Content Addressable Memory (MCAM): Hybrid Architecture for Future High Performance Search Engines , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Warren Robinett,et al.  Memristor-CMOS hybrid integrated circuits for reconfigurable logic. , 2009, Nano letters.

[12]  W. Lu,et al.  Programmable Resistance Switching in Nanoscale Two-terminal Devices , 2008 .

[13]  R. Williams,et al.  How We Found The Missing Memristor , 2008, IEEE Spectrum.

[14]  Dalibor Biolek,et al.  SPICE Model of Memristor with Nonlinear Dopant Drift , 2009 .

[15]  Bharathwaj Muthuswamy,et al.  Memristor-Based Chaotic Circuits , 2009 .

[16]  G. Malliaras,et al.  A light-emitting memristor , 2010 .

[17]  钟其水,et al.  Fuzzy Modeling and Impulsive Control of a Memristor-Based Chaotic System , 2010 .

[18]  Shukai Duan,et al.  Memristive crossbar array with applications in image processing , 2012, Science China Information Sciences.

[19]  E. Lehtonen,et al.  Arithmetic operations within memristor-based analog memory , 2010, 2010 12th International Workshop on Cellular Nanoscale Networks and their Applications (CNNA 2010).

[20]  Samiha Mourad,et al.  Digital logic implementation in memristor-based crossbars , 2009, 2009 International Conference on Communications, Circuits and Systems.

[21]  Ahmad Ayatollahi,et al.  Efficient Hybrid CMOS-Nano Circuit Design for Spiking Neurons and Memristive Synapses with STDP , 2010, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[22]  Wei Yang Lu,et al.  Nanoscale memristor device as synapse in neuromorphic systems. , 2010, Nano letters.

[23]  Yiran Chen,et al.  Compact modeling and corner analysis of spintronic memristor , 2009, 2009 IEEE/ACM International Symposium on Nanoscale Architectures.

[24]  J. Yang,et al.  High switching endurance in TaOx memristive devices , 2010 .

[25]  Y. Pershin,et al.  Spin Memristive Systems: Spin Memory Effects in Semiconductor Spintronics , 2008, 0806.2151.

[26]  Massimiliano Di Ventra,et al.  Phase-transition driven memristive system , 2009, 0901.0899.

[27]  P. Vontobel,et al.  Writing to and reading from a nano-scale crossbar memory based on memristors , 2009, Nanotechnology.

[28]  J. Tour,et al.  Electronics: The fourth element , 2008, Nature.