A 342 mW Mobile Application Processor With Full-HD Multi-Standard Video Codec and Tile-Based Address-Translation Circuits

A full-HD (1080p30) 500 MHz mobile application processor with an H.264 HP/MPEG-2/MPEG-4 video codec is integrated on a 6.4 × 6.5 mm2 die in 65 nm low-power CMOS. With two parallel pipelines for macroblock processing and tile-based address translation circuits, the processor consumes 342 mW in real-time playback of a full-HD H.264 stream from a 64 b width low-power DDR-SDRAM at an operating frequency of 166 MHz at 1.2 V.

[1]  M. Kimura,et al.  A 256 mW 40 Mbps Full-HD H.264 High-Profile Codec Featuring a Dual-Macroblock Pipeline Architecture in 65 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[2]  Chen-Yi Lee,et al.  A 125 $\mu{\hbox{W}}$ , Fully Scalable MPEG-2 and H.264/AVC Video Decoder for Mobile Applications , 2007, IEEE Journal of Solid-State Circuits.

[3]  S. Yoshioka,et al.  A 65 nm Single-Chip Application and Dual-Mode Baseband Processor With Partial Clock Activation and IP-MMU , 2009, IEEE Journal of Solid-State Circuits.

[4]  Jiun-In Guo,et al.  A 252kgate/71mW Multi-Standard Multi-Channel Video Decoder for High Definition Video Applications , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  H. Yamamoto,et al.  A 45nm single-chip application-and-baseband processor using an intermittent operation technique , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[6]  Liang-Gee Chen,et al.  An H.264/AVC scalable extension and high profile HDTV 1080p encoder chip , 2008, 2008 IEEE Symposium on VLSI Circuits.

[7]  S. Mochizuki,et al.  A 64 mW High Picture Quality H.264/MPEG-4 Video Codec IP for HD Mobile Applications in 90 nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[8]  Chen-Yi Lee,et al.  A 125 µW, Fully Scalable MPEG-2 and H.264/AVC Video Decoder for Mobile Applications. , 2007 .

[9]  Tian-Sheuan Chang,et al.  A 242mW 10mm2 1080p H.264/AVC High-Profile Encoder Chip , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[10]  H. Mair,et al.  A 65-nm Mobile Multimedia Applications Processor with an Adaptive Power Management Scheme to Compensate for Variations , 2007, 2007 IEEE Symposium on VLSI Circuits.

[11]  Keiji Matsumoto,et al.  A 342mW mobile application processor with full-HD multi-standard video codec , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.