Statistical assessment of the full VG/VD degradation space using dedicated device arrays

Variability of as-fabricated (i.e., time-zero) parameters of modern VLSI devices has been considered in circuit design tools for some time. Also work on parametrizing time-dependent variability has been presented, with associated degradation mechanisms Random Telegraph Noise (RTN) and Bias Temperature Instabilities (BTI). Statistics on other FET degradation modes such as Hot Carrier Degradation (HCD) and Off-State-Stress (OSS) are, however, sparse. In this work, we design and measure a fabricated test array allowing us to capture degradation statistics, obtain the mean and the variance of multiple device degradation metrics (ΔVTH, Δgm,…) for an arbitrary (VG, VD) combination and show that time-dependent variability induced by channel HCD in deeply scaled devices is much more severe than (positive) BTI-induced variability.

[1]  R. Degraeve,et al.  Impact of discrete trapping in high pressure deuterium annealed and doped poly-Si channel 3D NAND macaroni , 2017, 2017 IEEE International Reliability Physics Symposium (IRPS).

[2]  S. Natarajan,et al.  Self-heat reliability considerations on Intel's 22nm Tri-Gate technology , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[3]  Barry O'Sullivan,et al.  Mapping of CMOS FET degradation in bias space—Application to dram peripheral devices , 2017 .

[4]  T. Grasser,et al.  NBTI from the perspective of defect states with widely distributed time scales , 2009, 2009 IEEE International Reliability Physics Symposium.

[5]  B. Kaczer,et al.  Relaxation of time-dependent NBTI variability and separation from RTN , 2017, 2017 IEEE International Reliability Physics Symposium (IRPS).

[6]  B. Kaczer,et al.  Experimental validation of self-heating simulations and projections for transistors in deeply scaled nodes , 2014, 2014 IEEE International Reliability Physics Symposium.

[7]  Diederik Verkest,et al.  Smart-array for pipelined BTI characterization , 2015, 2015 IEEE International Integrated Reliability Workshop (IIRW).

[8]  B. Kaczer,et al.  Degradation of time dependent variability due to interface state generation , 2013, 2013 Symposium on VLSI Technology.

[9]  X. Federspiel,et al.  Experimental characterization of the interactions between HCI, off-state and BTI degradation modes , 2011, 2011 IEEE International Integrated Reliability Workshop Final Report.

[10]  T. Nigam,et al.  Challenges in the characterization and modeling of BTI induced variability in metal gate / High-k CMOS technologies , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[11]  H. Mertens,et al.  Understanding the suppressed charge trapping in relaxed- and strained-Ge/SiO2/HfO2 pMOSFETs and implications for the screening of alternative high-mobility substrate/dielectric CMOS gate stacks , 2013, 2013 IEEE International Electron Devices Meeting.

[12]  T. Grasser,et al.  The time dependent defect spectroscopy (TDDS) for the characterization of the bias temperature instability , 2010, 2010 IEEE International Reliability Physics Symposium.

[13]  B. Kaczer,et al.  Statistical model of the NBTI-induced threshold voltage, subthreshold swing, and transconductance degradations in advanced p-FinFETs , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[14]  R. Degraeve,et al.  Statistical spectroscopy of switching traps in deeply scaled vertical poly-Si channel for 3D memories , 2013, 2013 IEEE International Electron Devices Meeting.

[15]  Francky Catthoor,et al.  Characterization of time-dependent variability using 32k transistor arrays in an advanced HK/MG technology , 2015, 2015 IEEE International Reliability Physics Symposium.

[16]  T. Hiramoto,et al.  Analysis of transistor characteristics in distribution tails beyond ±5.4σ of 11 billion transistors , 2013, 2013 IEEE International Electron Devices Meeting.

[17]  Dimitri Linten,et al.  Comparative experimental analysis of time-dependent variability using a transistor test array , 2016, 2016 IEEE International Reliability Physics Symposium (IRPS).

[18]  B. Cheng,et al.  Simulation based transistor-SRAM co-design in the presence of statistical variability and reliability , 2013, 2013 IEEE International Electron Devices Meeting.