On jitter due to delay cell mismatch in DLL-based clock multipliers
暂无分享,去创建一个
E.A.M. Klumperink | C.S. Vaucher | R.C.H. van de Beek | B. Nauta | E. Klumperink | B. Nauta | C. Vaucher | R. van de Beek
[1] David J. Foley,et al. CMOS DLL based 2 V, 3.2 ps jitter, 1 GHz clock synthesizer and temperature compensated tunable oscillator , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).
[2] A. Hastings. The Art of Analog Layout , 2000 .
[3] G. Chien,et al. A 900-MHz local oscillator using a DLL-based frequency multiplier technique for PCS applications , 2000, IEEE Journal of Solid-State Circuits.
[4] George Chien,et al. Low-Noise Local Oscillator Design Techniques using a DLL-based Frequency Multiplier for Wireless Applications , 2000 .
[5] David J. Foley,et al. CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and temperature-compensated tunable oscillator , 2001 .
[6] Beomsup Kim,et al. PLL/DLL system noise analysis for low jitter clock synthesizer design , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.
[7] Marcel J. M. Pelgrom,et al. Matching properties of MOS transistors , 1989 .
[8] M.J.M. Pelgrom,et al. Matching properties of MOS transistors , 1989 .
[9] Chulwoo Kim,et al. Low-power small-area ±7.28 ps jitter 1 GHz DLL-based clock generator , 2002 .
[10] Kiyoshi Kato,et al. Nonlinearity analysis of resistor string A/D converters , 1982 .