A 10-Gb/s two-dimensional eye-opening monitor in 0.13-/spl mu/m standard CMOS

An eye-opening monitor (EOM) architecture that can capture a two-dimensional (2-D) map of the eye diagram of a high-speed data signal has been developed. Two single-quadrant phase rotators and one digital-to-analog converter (DAC) are used to generate rectangular masks with variable sizes and aspect ratios. Each mask is overlapped with the received eye diagram and the number of signal transitions inside the mask is recorded as error. The combination of rectangular masks with the same error creates error contours that overall provide a 2-D map of the eye. The authors have implemented a prototype circuit in 0.13-/spl mu/m standard CMOS technology that operates up to 12.5 Gb/s at 1.2-V supply. The EOM maps the input eye to a 2-D error diagram with up to 68-dB mask error dynamic range. The left and right halves of the eyes are monitored separately to capture horizontally asymmetric eyes. The chip consumes 330 mW and operates reliably with supply voltages as low as 1 V at 10 Gb/s. The authors also present a detailed analysis that verifies if the measurements are in good agreement with the expected results.

[1]  K. Maxham,et al.  Rockwell 135 Mbit/s lightwave system , 1984 .

[2]  Tim J. Nohara,et al.  A new signal quality degradation monitor for digital transmission channels , 1995, IEEE Trans. Commun..

[3]  Fred Buchali,et al.  Dynamic adaptation of a PLC residual chromatic dispersion compensator at 40Gb/s , 2003, OFC 2003 Optical Fiber Communications Conference, 2003..

[4]  F. Buchali,et al.  Adaptive 1 and 2 stage PMD-compensators for 40 Gbit/s transmission using eye monitor feedback , 2003, OFC 2003 Optical Fiber Communications Conference, 2003..

[5]  U. Langmann,et al.  A 10 Gb/s eye opening monitor IC for decision-guided optimization of the frequency response of an optical receiver , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[6]  Youngil Park,et al.  Optics layer protection of Gigabit-Ethernet system by monitoring optical signal quality , 2002 .

[7]  M. Zargari,et al.  A BiCMOS active substrate probe card technology for digital testing , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[8]  A. Hajimiri,et al.  An active analog delay and the delay reference loop , 2004, 2004 IEE Radio Frequency Integrated Circuits (RFIC) Systems. Digest of Papers.

[9]  K. Feher,et al.  On-Line Pseudo-Error Monitors for Digital Transmission Systems , 1978, IEEE Trans. Commun..

[10]  J.E. Mazo,et al.  Digital communications , 1985, Proceedings of the IEEE.

[11]  P. Pepeljugoski,et al.  A 7-tap transverse analog-FIR filter in 0.12 /spl mu/m CMOS for equalization of 10Gb/s fiber-optic data systems , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[12]  U. Langmann,et al.  A 10-Gb/s eye-opening monitor IC for decision-guided adaptation of the frequency response of an optical receiver , 2000, IEEE Journal of Solid-State Circuits.

[13]  F. Buchali,et al.  A 40 Gb/s eye monitor and its application to adaptive PMD compensation , 2002, Optical Fiber Communication Conference and Exhibit.

[14]  Ali Hajimiri,et al.  Integrated transversal equalizers in high-speed fiber-optic systems , 2003, IEEE J. Solid State Circuits.

[15]  F. Buchali,et al.  Fast eye monitor for 10 Gbit/s and its application for optical PMD compensation , 2001, OFC 2001. Optical Fiber Communication Conference and Exhibit. Technical Digest Postconference Edition (IEEE Cat. 01CH37171).

[16]  S. Gowda,et al.  Differential 4-tap and 7-tap transverse filters in SiGe for 10Gb/s multimode fiber optic link equalization , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[17]  A.E. Willner,et al.  Optical performance monitoring , 2004, Journal of Lightwave Technology.

[18]  A. Rylyakov,et al.  A 10Gb/s eye-opening monitor in 0.13 /spl mu/m CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[19]  S. Pasupathy,et al.  Error rate monitoring for digital communications , 1982, Proceedings of the IEEE.

[20]  K. Yamaguchi,et al.  Smart optical receiver with automatic decision threshold setting and retiming phase alignment , 1989 .

[21]  Toshio Kumamoto,et al.  A 10-b 50 MS/s 500-mW A/D converter using a differential-voltage subconverter , 1994 .

[22]  F. Buchali,et al.  Eye monitoring in a 160 Gbit/s RZ field transmission system , 2001, Proceedings 27th European Conference on Optical Communication (Cat. No.01TH8551).

[23]  Kamran Azadet,et al.  Equalization and FEC techniques for optical transceivers , 2002, IEEE J. Solid State Circuits.

[24]  R W Lucky,et al.  Principles of data communication , 1968 .