Soft Error Rate Improvements in 14-nm Technology Featuring Second-Generation 3D Tri-Gate Transistors

We report on radiation-induced soft error rate (SER) improvements in the 14-nm second generation high- k + metal gate bulk tri-gate technology. Upset rates of memory cells, sequential elements, and combinational logic were investigated for terrestrial radiation environments, including thermal and high-energy neutrons, high-energy protons, and alpha-particles. SER improvements up to ~ 23× with respect to devices manufactured in a 32-nm planar technology are observed. The improvements are particularly pronounced in logic devices, where aggressive fin depopulation combined with scaling of relevant fin parameters results in a ~ 8× reduction of upset rates relative to the first-generation tri-gate technology.

[1]  Wei Wu,et al.  MBU-Calc: A compact model for Multi-Bit Upset (MBU) SER estimation , 2015, 2015 IEEE International Reliability Physics Symposium.

[2]  R. Allmon,et al.  Soft Error Susceptibilities of 22 nm Tri-Gate Devices , 2012, IEEE Transactions on Nuclear Science.

[4]  peixiong zhao,et al.  Effects of scaling on muon-induced soft errors , 2011, IEEE International Reliability Physics Symposium.

[5]  N. Seifert,et al.  Real-Time Soft-Error Testing Results of 45-nm, High-K Metal Gate, Bulk CMOS SRAMs , 2012, IEEE Transactions on Nuclear Science.

[6]  Mark Y. Liu,et al.  A 14nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 µm2 SRAM cell size , 2014, 2014 IEEE International Electron Devices Meeting.

[7]  N. Seifert,et al.  Comparison of alpha-particle and neutron-induced combinational and sequential logic error rates at the 32nm technology node , 2009, 2009 IEEE International Reliability Physics Symposium.

[8]  Robert C. Baumann,et al.  Neutron-induced 10B fission as a major source of soft errors in high density SRAMs , 2001, Microelectron. Reliab..

[9]  Sangwoo Pae,et al.  Development of thermal neutron SER-resilient high-k/metal gate technology , 2014, 2014 IEEE International Reliability Physics Symposium.

[10]  B. Narasimham,et al.  Radiation-Induced Soft Error Rates of Advanced CMOS Bulk Devices , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[11]  N. Seifert,et al.  Correlating low energy neutron SER with broad beam neutron and 200 MeV proton SER for 22nm CMOS Tri-Gate devices , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[12]  William G. Bennett,et al.  IRT: A modeling system for single event upset analysis that captures charge sharing effects , 2014, 2014 IEEE International Reliability Physics Symposium.

[13]  Norbert Seifert,et al.  Radiation-induced Soft Errors: A Chip-level Modeling Perspective , 2010, Found. Trends Electron. Des. Autom..

[14]  Shah M. Jahinuzzaman,et al.  Susceptibility of planar and 3D tri-gate technologies to muon-induced single event upsets , 2015, 2015 IEEE International Reliability Physics Symposium.

[15]  K. Soumyanath,et al.  Measurements and analysis of SER tolerant latch in a 90 nm dual-Vt CMOS process , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[16]  P. Hazucha,et al.  Impact of CMOS technology scaling on the atmospheric neutron soft error rate , 2000 .

[17]  K. Steinhubl.  Design of Ion-Implanted MOSFET'S with Very Small Physical Dimensions , 1974 .

[18]  Soonyoung Lee,et al.  Radiation-induced soft error rate analyses for 14 nm FinFET SRAM devices , 2015, 2015 IEEE International Reliability Physics Symposium.

[19]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[20]  Yi-Pin Fang,et al.  Thermal Neutron-Induced Soft Errors in Advanced Memory and Logic Devices , 2014, IEEE Transactions on Device and Materials Reliability.