SSTL IO Standard Based Low Power Arithmetic Design Using Calana Kalanabhyam on FPGA

Vedic mathematics consists of 16 formulas. Calanakalanabhyam is a Sanskrit word meaning “Sequential motion”. Using this Vedic technique, we will find the roots of the equation in few seconds. We have tried to make an energy efficient Calanakalanabhyam Vedic formula based root finder with 4 inputs and 2 outputs. We have taken different SSTL Input/Output Standards and have done Study of Power by varying frequencies. SSTL Input/Output Standards used in this paper are SSTL15, SSTL18_II, SSTL135, SSTL12, SSTL18_I. The code has been implemented on 28nm FPGA platform, XC7K160T device, FBG676 package and -3 speed grade. With our proposed technique, we have 41-60% achieved reduction in total consumption of power with frequency scaling.

[1]  T. N. Prabakar,et al.  Design and FPGA implementation of binary squarer using Vedic mathematics , 2013, 2013 Fourth International Conference on Computing, Communications and Networking Technologies (ICCCNT).

[2]  Chan Mo Kim,et al.  Multiplier design based on ancient Indian Vedic Mathematics , 2008, 2008 International SoC Design Conference.

[3]  Bishwajeet Pandey,et al.  SSTL Based Power Efficient Implementation of DES Security Algorithm on 28nm FPGA , 2015 .

[4]  A. Dandapat,et al.  High speed ASIC design of complex multiplier using Vedic Mathematics , 2011, IEEE Technology Students' Symposium.

[5]  Tanesh Kumar,et al.  IoTs Enable Active Contour Modeling Based Energy Efficient and Thermal Aware Object Tracking on FPGA , 2015, Wirel. Pers. Commun..

[6]  Bishwajeet Pandey,et al.  SSTL Based Energy Efficient ISCAS’99 Benchmark Circuit Design on FPGA , 2015 .

[7]  Bishwajeet Pandey,et al.  Thermal aware Internet of Things Enable Energy Efficient Encoder Design for Security on FPGA , 2015 .

[8]  CTHS Based Energy Efficient Thermal Aware Image ALU Design on FPGA , 2015, Wirel. Pers. Commun..

[9]  Rajesh Mahle,et al.  Design a DSP operations using vedic mathematics , 2013, 2013 International Conference on Communication and Signal Processing.

[10]  Arun Khosla,et al.  Small area reconfigurable FFT design by Vedic Mathematics , 2010, 2010 The 2nd International Conference on Computer and Automation Engineering (ICCAE).