Delta-Sigma Modulator with Relaxed Feedback Timing for High Speed Applications

In this paper, a ΔΣ analog-to-digital converter (ADC) was designed and measured for broadband and high-resolution applications by applying the simple circuit technique to alleviate the feedback timing of input feed-forward architecture. With the proposed technique, a low-speed comparator and dynamic element matching (DEM) logic can be applied even for high-speed implementation, which helps to decrease power dissipation. Two prototypes using slightly different input branch topologies were fabricated with a 0.18 um 2-poly and 4-metal CMOS process, and measured to demonstrate the effectiveness of the proposed circuit technique. The sampling capacitor and feedback DAC capacitors were separated in prototype A, while they were shared in prototype B. The prototypes achieved 81.2 dB and 72.4 dB of SNDR in a 2.1 MHz signal band, respectively.

[1]  I. Galton,et al.  An audio ADC delta-sigma modulator with 100 dB SINAD and 102 dB DR using a second-order mismatch-shaping DAC , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[2]  Andreas Kaiser,et al.  Very low-voltage digital-audio ΔΣ modulator with 88-dB dynamic range using local switch bootstrapping , 2001, IEEE J. Solid State Circuits.

[3]  Jan M. Rabaey,et al.  Digital Integrated Circuits , 2003 .

[4]  Franco Maloberti,et al.  A Wideband Sigma-Delta Modulator With Cross-Coupled Two-Paths , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  I. Galton,et al.  An audio ADC Delta-Sigma modulator with 100-dB peak SINAD and 102-dB DR using a second-order mismatch-shaping DAC , 2001, IEEE J. Solid State Circuits.

[6]  G. Temes,et al.  Wideband low-distortion delta-sigma ADC topology , 2001 .

[7]  Youngho Jung,et al.  A simple circuit technique to relax the feedback timing of ΔΣ ADC for high-speed and high-accuracy applications , 2017 .

[8]  Michael M. Miyamoto,et al.  A 100-MS/s 4-MHz Bandwidth 77.3-dB SNDR ΔΣ ADC with a Triple Sampling Technique , 2006, IEEE Custom Integrated Circuits Conference 2006.

[9]  R. Baird,et al.  Linearity enhancement of multibit /spl Delta//spl Sigma/ A/D and D/A converters using data weighted averaging , 1995 .

[10]  Gabor C. Temes,et al.  An 8.1 mW, 82 dB Delta-Sigma ADC With 1.9 MHz BW and -98 dB THD , 2009, IEEE J. Solid State Circuits.

[11]  Mohamed Dessouky,et al.  Very low-voltage digital-audio /spl Delta//spl Sigma/ modulator with 88-dB dynamic range using local switch bootstrapping , 2001 .

[12]  Ahmed Gharbiya,et al.  On the implementation of input-feedforward delta-sigma modulators , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.