Fault simulation using small fault samples

This article emphasizes simulation-based sampling techniques for estimating fault coverage that use small fault samples. Although random testing is considered to be the primary area of application of the technique it is also suitable for estimating the fault coverage of nonrandom tests based on specific fault models. Especially for fault coverages exceeding 95%, it is shown that a precise estimate can be obtained using a fault sample of only 500 faults. The estimation is based on a binomial approximation of the probability density of the sample fault coverage. Using Bayes statistics an estimate is obtained whose accuracy is a linear function of the sample size if the fault coverage approaches 100%. The sample size is independent of the circuit size, thus making fault sampling particularly interesting for the fault simulation of ULSI designs due to the resulting reduction of the time complexity of fault simulation from O(N2) to O(N).

[1]  Akira Motohara,et al.  An approach to fast hierarchical fault simulation , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[2]  Janak H. Patel,et al.  PROOFS: a super fast fault simulator for sequential circuits , 1990, Proceedings of the European Design Automation Conference, 1990., EDAC..

[3]  Vishwani D. Agrawal,et al.  STAFAN: An Alternative to Fault Simulation , 1984, 21st Design Automation Conference Proceedings.

[4]  Donald M. Schuler,et al.  THEMIS Logic Simulator - A Mix Mode, Multi-Level, Hierarchical, Interactive Digital Circuit Simulator , 1984, 21st Design Automation Conference Proceedings.

[5]  Barry K. Rosen,et al.  Delay test generation. I. Concepts and coverage metrics , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[6]  Hans-Joachim Wunderlich PROTEST: A Tool for Probabilistic Testability Analysis , 1985, DAC 1985.

[7]  Michael H. Schulz,et al.  Parallel Pattern Fault Simulation of Path Delay Faults , 1989, 26th ACM/IEEE Design Automation Conference.

[8]  Jacob A. Abraham,et al.  CHIEFS : A Concurrent, Hierarchical and Extensible Fault Simulator , 1985, ITC.

[9]  Barry K. Rosen,et al.  HSS--A High-Speed Simulator , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  S. Koeppe,et al.  Modeling and Simulation of Delay Faults in CMOS Logic Circuits , 1986, International Test Conference.

[11]  Jacob Savir,et al.  Built In Test for VLSI: Pseudorandom Techniques , 1987 .

[12]  Bernd Becker,et al.  Fast fault simulation in combinational circuits: an efficient data structure, dynamic dominators and refined check-up , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[13]  Glenn R. Case,et al.  A statistical method for test sequence evaluation* , 1975, DAC '75.

[14]  Jacob Savir,et al.  On Random Pattern Test Length , 1984, IEEE Transactions on Computers.

[15]  Jacob A. Abraham,et al.  Fault simulation in a distributed environment , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[16]  Barry K. Rosen,et al.  Comparison of AC Self-Testing Procedures , 1983, ITC.

[17]  John A. Waicukauski,et al.  Transition Fault Simulation by Parallel Pattern Single Fault Propagation , 1986, International Test Conference.