A 15-ns 1-Mbit CMOS SRAM

A 1-Mbit CMOS static RAM (SRAM) with a typical address access time of 9 ns has been developed. A high-speed sense amplifier circuit, consisting of a three-stage PMOS cross-coupled sense amplifier with a CMOS preamplifier, is the key to the fast access time. A parallel-word-access redundancy architecture, which causes no access time penalty, was also incorporated. A polysilicon PMOS load memory cell, which had a large on-current-to-off-current ratio, gave a much lower soft-error rate than a conventional high-resistance polysilicon load cell. The 1-Mbit SRAM, fabricated using a half-micrometer, triple-poly, and double-metal CMOS technology, operated at a single supply voltage of 5 V. An on-chip power supply converter was incorporated in the SRAM to supply a partial internal supply voltage of 4 V to the high-performance half-micrometer MOS transistors. >

[1]  S. Kayano,et al.  A 34-ns 1-Mbit CMOS SRAM using triple polysilicon , 1987 .

[2]  Eiji Takeda,et al.  A 25 mu m/sup 2/, new poly-Si PMOS load (PPL) SRAM cell having excellent soft error immunity , 1988, Technical Digest., International Electron Devices Meeting.

[3]  R. I. Kung,et al.  Two-13 ns-64K CMOS SRAM's with very low active power and improved asynchronous circuit techniques , 1986 .

[4]  H. Toyoshima,et al.  A 15ns 1mb Cmos Sram , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.

[5]  Tetsuya Iizuka,et al.  A 25-ns 1-Mbit CMOS SRAM with loading-free bit lines , 1987 .

[6]  T. Nakano,et al.  A 7.5ns 32K x 8 high-speed CMOS SRAM , 1988, Symposium 1988 on VLSI Circuits.

[7]  S. Kohyama,et al.  Variable resistance polysilicon for high density CMOS RAM , 1979, 1979 International Electron Devices Meeting.

[8]  R. I. Kung,et al.  A 21-ns 32 K/spl times/8 CMOS static RAM with a selectively pumped p-well array , 1987 .

[9]  Yoichi Akasaka,et al.  25-ns 256K/spl times/1/64K/spl times/4 CMOS SRAM's , 1986 .

[10]  T. Okazawa,et al.  A 0.1/spl mu/A standby current, bouncing-noise-immune 1Mb SRAM , 1988, Symposium 1988 on VLSI Circuits.

[11]  S. Kayano,et al.  A 14-ns 1-Mbit CMOS SRAM with variable bit organization , 1988 .

[12]  K. Ishibashi,et al.  An /spl alpha/-immune, 2V supply voltage SRAM using polysilicon PMOS load cell , 1989, Symposium 1989 on VLSI Circuits.

[13]  Y. Tange,et al.  An 18-ns 1-Mbit CMOS SRAM , 1988 .

[14]  Hiep V. Tran,et al.  An 8ns Battery Back-Up Submicron Bicmos 256k Ecl Sram , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.

[15]  J. Aoyama,et al.  A 35-ns 128K/spl times/8 CMOS SRAM , 1987 .

[16]  S. Kawashima,et al.  A 46-ns 1-Mbit CMOS SRAM , 1988 .