A data-reuse architecture for gray-scale morphologic operations

Presents an efficient pipeline architecture to perform gray-scale morphologic operations. The features of the architecture are 1) lower hardware cost, 2) faster operation time in processing an image, 3) lower data access times from the image memory, 4) shorter latency, 5) suitability for VLSI implementation, and 6) adaptability for N*N morphologic operations. >

[1]  J.B.G. Roberts,et al.  Figures of merit for VLSI implementations of digital signal processing algorithms , 1984 .

[2]  Stanley R. Sternberg,et al.  Biomedical Image Processing , 1983, Computer.

[3]  Beno Benhabib,et al.  Non-linear pipeline architectures for morphological signal processing , 1990, IEEE International Symposium on Circuits and Systems.

[4]  Kenneth E. Batcher,et al.  Design of a Massively Parallel Processor , 1980, IEEE Transactions on Computers.

[5]  Chein-Wei Jen,et al.  A VLSI architecture for gray-scale morphological filtering and its application , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.