ESDInspector: a new layout-level ESD protection circuitry design verification tool using a smart-parametric checking mechanism

On-chip electrostatic discharge (ESD) protection design is a challenging IC design problem. New computer-aided design (CAD) tools are essential to ESD protection design prediction and verification at full chip level. This paper reports a novel smart parametric-checking mechanism and a new intelligent CAD tool, entitled ESD inspector, developed for full-chip ESD-protection circuitry-design verification. Capability of the new tool is demonstrated using a practical design example in a 0.35-/spl mu/m BiCMOS technology.

[1]  Albert Wang,et al.  On-chip ESD protection design for integrated circuits: an overview for IC designers , 2001 .

[2]  Sung-Mo Kang,et al.  Automated extraction of parasitic BJTs for CMOS I/O circuits under ESD stress , 1997, 1997 IEEE International Integrated Reliability Workshop Final Report (Cat. No.97TH8319).

[3]  C. Duvvury,et al.  An automated tool for detecting ESD design errors , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[4]  M. Omizo,et al.  Modeling , 1983, Encyclopedic Dictionary of Archaeology.

[5]  Albert Wang.  On-Chip Esd Protection for Integrated Circuits: An IC Design Perspective , 2002 .

[6]  Neil Genzlinger.  A. and Q , 2006 .

[7]  E. A. Amerasekera,et al.  ESD in silicon integrated circuits , 1995 .

[8]  Haigang Feng,et al.  Concept and extraction method of ESD-critical parameters for function-based layout-level ESD protection circuit design verification , 2004 .

[9]  Tong Li,et al.  Modeling, extraction and simulation of CMOS I/O circuits under ESD stress , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[10]  Sung-Mo Kang,et al.  ESD design rule checker , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[11]  Qiong Wu,et al.  ESDExtractor: A new technology-independent CAD tool for arbitrary ESD protection device extraction , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Haigang Feng,et al.  ESD protection design for RF integrated circuits: new challenges , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).

[13]  Donald B. Estreich.  The physics and modeling of latch-up and CMOS integrated circuits , 1980 .