Invited talk: synthesis challenges for next-generation high-performance and high-density PLDs

[1]  Jason Cong,et al.  Cut ranking and pruning: enabling a general and efficient FPGA mapping solution , 1999, FPGA '99.

[2]  Jason Cong,et al.  FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  C. L. Liu,et al.  Optimal clock period clustering for sequential circuits with retiming , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Massoud Pedram,et al.  Layout driven technology mapping , 1991, 28th ACM/IEEE Design Automation Conference.

[5]  Martin D. F. Wong,et al.  Exact tree-based FPGA technology mapping for logic blocks with independent LUTs , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[6]  Masahiro Fujita,et al.  Rectification method for lookup-table type FPGA's , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[7]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[8]  Jason Cong,et al.  Technology mapping for FPGAs with nonuniform pin delays and fast interconnections , 1999, DAC '99.

[9]  Jason Cong,et al.  Simultaneous circuit partitioning/clustering with retiming for performance optimization , 1999, DAC '99.

[10]  Martin D. F. Wong,et al.  Circuit clustering for delay minimization under area and pin constraints , 1995, EDTC '95.

[11]  Jing-Yang Jou,et al.  On circuit clustering for area/delay tradeoff under capacity and pin constraints , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Jason Cong,et al.  Technology mapping for FPGAs with embedded memory blocks , 1998, FPGA '98.

[13]  Vaughn Betz,et al.  Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density , 1999, FPGA '99.

[14]  Youn-Long Lin,et al.  Combining technology mapping and placement for delay-minimization in FPGA designs , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  Jason Cong,et al.  Depth optimal incremental mapping for field programmable gate arrays , 2000, DAC.

[16]  Jason Cong,et al.  Boolean matching for complex PLBs in LUT-based FPGAs with application to architecture evaluation , 1998, FPGA '98.

[17]  Jason Cong,et al.  Combinational logic synthesis for LUT based field programmable gate arrays , 1996, TODE.

[18]  Songjie Xu,et al.  Delay-oriented technology mapping for heterogeneous FPGAs with bounded resources , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[19]  Jason Cong,et al.  Intellectual property protection by watermarking combinational logic synthesis solutions , 1998, ICCAD '98.

[20]  Massoud Pedram,et al.  An integrated flow for technology remapping and placement of sub-half-micron circuits , 1998, Proceedings of 1998 Asia and South Pacific Design Automation Conference.

[21]  Steven J. E. Wilton,et al.  SMAP: heterogeneous technology mapping for area reduction in FPGAs with embedded memory arrays , 1998, FPGA '98.

[22]  Jason Cong,et al.  Delay-optimal technology mapping for FPGAs with heterogeneous LUTs , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[23]  Jason Cong,et al.  Partially-dependent functional decomposition with applications in FPGA synthesis and mapping , 1997, FPGA '97.

[24]  Rajmohan Rajaraman,et al.  Optimal Clustering for Delay Minimization , 1993, 30th ACM/IEEE Design Automation Conference.

[25]  Massoud Pedram,et al.  An exact solution to simultaneous technology mapping and linear placement problem , 1997, ICCAD 1997.

[26]  Jason Cong,et al.  Large scale circuit partitioning with loose/stable net removal and signal flow based clustering , 1997, ICCAD 1997.

[27]  Jason Cong,et al.  LUT-based FPGA technology mapping under arbitrary net-delay models , 1994, Comput. Graph..