VLSI circuit design with built-in reliability using simulation techniques

The use of reliability assurance and enhancement of integrated circuits in the design of high-performance electronic systems is discussed. Circuit simulators with embedded degradation models can be utilized to accurately predict VLSI reliability due to hot-carrier effects and electromigration. Basic design methods for constructing digital and analog circuit blocks with adequate built-in reliability are presented. Lifetime for DRAM circuitries and operational amplifiers can be significantly increased through these novel simulation techniques. Several practical VLSI design examples using an integrated-circuit reliability simulator are discussed.<<ETX>>

[1]  Chenming Hu,et al.  Hot-electron-induced MOSFET degradation—Model, monitor, and improvement , 1985, IEEE Transactions on Electron Devices.

[2]  Tetsuya Iizuka,et al.  Hot-carrier generation in submicrometer VLSI environment , 1986 .

[3]  Kwyro Lee,et al.  A new CMOS NAND logic circuit for reducing hot-carrier problems , 1989 .

[4]  Bing J. Sheu,et al.  An integrated-circuit reliability simulator-RELY , 1989 .

[5]  Swei-Yam Yu,et al.  Substrate Current Modeling for Circuit Simulation , 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  J. Black,et al.  Current Limitations of thin Film Conductors , 1982, 20th International Reliability Physics Symposium.