Negative Bias Temperature Instability in Low-Temperature Polycrystalline Silicon Thin-Film Transistors

The authors have proved that negative bias temperature instability (NBTI) is an important reliability issue in low-temperature polycrystalline silicon thin-film transistors (LTPS TFTs). The measurements revealed that the threshold-voltage shift is highly correlated to the generation of grain-boundary trap states. Both these two physical quantities follow almost the same power law dependence on the stress time; that is, the same exponential dependence on the stress voltage and the reciprocal of the ambient temperature. In addition, the threshold-voltage shift is closely associated with the subthreshold-swing degradation, which originates from dangling bond formation. By expanding the model proposed for bulk-Si MOSFETs, a new model to explain the NBTI-degradation mechanism for LTPS TFTs is introduced

[1]  T.-Y. Huang,et al.  Mechanism of device degradation in n- and p-channel polysilicon TFTs by electrical stressing , 1990, IEEE Electron Device Letters.

[2]  A. Toriumi,et al.  NBTI mechanism in ultra-thin gate dielectric - nitrogen-originated mechanism in SiON , 2002, Digest. International Electron Devices Meeting,.

[3]  C. Dimitriadis,et al.  Performance of thin-film transistors on polysilicon films grown by low-pressure chemical vapor deposition at various pressures , 1992 .

[4]  T. Serikawa,et al.  Low-temperature fabrication of high-mobility poly-Si TFTs for large-area LCDs , 1989 .

[5]  N. Young,et al.  Electron trapping instabilities in polycrystalline silicon thin film transistors , 1990 .

[6]  E. H. Nicollian,et al.  Mechanism of negative‐bias‐temperature instability , 1991 .

[7]  T. Serikawa,et al.  High-quality polycrystalline Si TFTs fabricated on stainless-steel foils by using sputtered Si films , 2002 .

[8]  Negative Bias Temperature Instability In Poly-Si TFTs , 1993, Symposium 1993 on VLSI Technology.

[9]  V. Reddy,et al.  Impact of charging damage on negative bias temperature instability , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[10]  P. J. Scanlon,et al.  Conductivity behavior in polycrystalline semiconductor thin film transistors , 1982 .

[11]  K. Yamaguchi,et al.  The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scaling , 1999, 1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325).

[12]  C. T. Liu,et al.  NBTI enhancement by nitrogen incorporation into ultrathin gate oxide for 0.10-/spl mu/m gate CMOS generation , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[13]  Ogawa,et al.  Generalized diffusion-reaction model for the low-field charge-buildup instability at the Si-SiO2 interface. , 1995, Physical review. B, Condensed matter.

[14]  J. R. Hughes,et al.  Time and temperature dependence of instability mechanisms in amorphous silicon thin-film transistors , 1989 .

[15]  Development and electrical properties of undoped polycrystalline silicon thin film transistors for guest-host LCDs , 1988 .

[16]  Tsu-Jae King,et al.  Effective density‐of‐states distributions for accurate modeling of polycrystalline‐silicon thin‐film transistors , 1994 .

[17]  Water-related threshold voltage instability of polysilicon TFTs , 1993, Proceedings of IEEE International Electron Devices Meeting.

[18]  D. Schroder,et al.  Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing , 2003 .

[19]  K. Jeppson,et al.  Negative bias stress of MOS devices at high electric fields and degradation of MNOS devices , 1977 .