A 10Gb/s IEEE 802.3an-Compliant Ethernet Transceiver for 100m UTP Cable in 0.13μm CMOS

A transceiver for IEEE802.3an Ethernet standard, implemented in 0.13mum dual-gate 1.2/2.5V digital CMOS process, consists of a 4-lane AFE running at 800MS/s and a digital processor (DP) in 25x25mm2 BGA package. Power consumption is 10.5W when the transceiver is transmitting and receiving at 10Gb/s over 100m of UTP cable. The transceiver supports interoperability with 100 and 1000Mb/s Ethernet transceivers. The AFE occupies 55mm2 and the DP occupies 150mm2.

[1]  Jingbo Wang,et al.  A 1-GS/s 11-bit ADC With 55-dB SNDR, 250-mW Power Realized by a High Bandwidth Scalable Time-Interleaved Architecture , 2006, IEEE Journal of Solid-State Circuits.

[2]  W. Sansen,et al.  A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter , 2001, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).