论文信息 - Highly stable subthreshold single-ended 7T SRAM cell

Highly stable subthreshold single-ended 7T SRAM cell

This article presents a highly stable single-ended 7T (SE-7T) SRAM cell in subthreshold region. Using Monte-Carlo simulations critical design metrics of proposed SE-7T SRAM cells are estimated. Estimated results are compared with that of conventional 6T SRAM cell. The SE-7T SRAM cell offers 2.71× and 2.71× and 8.42 X improvements in Read Access Time (TRA) and Write Access Time (TWA) for write-1 and write-0 respectively. The proposed bit cell also offers 3.28× improvement in read static noise margin (RSNM) and 1.22× higher hold power@ 350 mV.

[1] Anantha Chandrakasan,et al. Challenges and Directions for Low-Voltage SRAM , 2011, IEEE Design & Test of Computers.

[2] K. Ishibashi,et al. A 65-nm SoC Embedded 6T-SRAM Designed for Manufacturability With Read and Write Operation Stabilizing Circuits , 2007, IEEE Journal of Solid-State Circuits.

[3] Benton H. Calhoun,et al. Asymmetric sizing in a 45nm 5T SRAM to improve read stability over 6T , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[4] Mohd. Hasan,et al. A technique to mitigate impact of process, voltage and temperature variations on design metrics of SRAM Cell , 2012, Microelectron. Reliab..

[5] Bruno Allard,et al. Proposal of a new ultra low leakage 10T sub threshold SRAM bitcell , 2012, 2012 International SoC Design Conference (ISOCC).

[6] Tughrul Arslan,et al. Variation resilient subthreshold SRAM cell design technique , 2012 .

[7] H. Fujiwara,et al. Which is the best dual-port SRAM in 45-nm process technology? — 8T, 10T single end, and 10T differential — , 2008, 2008 IEEE International Conference on Integrated Circuit Design and Technology and Tutorial.