Fabrication of metal gated FinFETs through complete gate silicidation with Ni
暂无分享,去创建一个
H.-S.P. Wong | T. Kanarsky | J. Kedzierski | J. Kedzierski | T. Kanarsky | H.-S.P. Wong | Meikei Ieong | Ying Zhang
[1] David J. Frank,et al. Nanoscale CMOS , 1999, Proc. IEEE.
[2] M.-R. Lin,et al. Transistors with dual work function metal gates by single full silicidation (FUSI) of polysilicon gates , 2002, Digest. International Electron Devices Meeting,.
[3] Jeffrey Bokor,et al. Comparison of short-channel effect and offstate leakage in symmetric vs. asymmetric double gate MOSFETs , 2000, 2000 IEEE International SOI Conference. Proceedings (Cat. No.00CH37125).
[4] T. Skotnicki,et al. Totally silicided (CoSi/sub 2/) polysilicon: a novel approach to very low-resistive gate (/spl sim/2/spl Omega///spl square/) without metal CMP nor etching , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).
[5] Kok Wai Wong,et al. Metal-gate FinFET and fully-depleted SOI devices using total gate silicidation , 2002, Digest. International Electron Devices Meeting,.
[6] Jeffrey Bokor,et al. Gate length scaling and threshold voltage control of double-gate MOSFETs , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).
[7] M. Ieong,et al. Threshold voltage control in NiSi-gated MOSFETs through silicidation induced impurity segregation (SIIS) , 2003, IEEE International Electron Devices Meeting 2003.
[8] Chenming Hu,et al. A folded-channel MOSFET for deep-sub-tenth micron era , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).
[9] Yang-Kyu Choi,et al. 35 nm CMOS FinFETs , 2002, 2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303).
[10] Y. Yeo,et al. Reduction of direct-tunneling gate leakage current in double-gate and ultra-thin body MOSFETs , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).
[11] S. P. Murarka,et al. Refractory silicides for integrated circuits , 1980 .
[12] Ying Zhang,et al. Extension and source/drain design for high-performance FinFET devices , 2003 .
[13] M.-R. Lin,et al. Nickel silicide metal gate FDSOI devices with improved gate oxide leakage , 2002, Digest. International Electron Devices Meeting,.
[14] Ying Zhang,et al. Issues in NiSi-gated FDSOI device integration , 2003, IEEE International Electron Devices Meeting 2003.
[15] J. Kedzierski,et al. Dual workfunction fully silicided metal gates , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..
[16] J. Bokor,et al. FinFET process refinements for improved mobility and gate work function engineering , 2002, Digest. International Electron Devices Meeting,.
[17] Chenming Hu,et al. 35nm CMOS FinFETs , 2002 .
[18] Trimming of hard-masks by gaseous Chemical Oxide Removal (COR) for sub-10 nm gates/fins, for gate length control and for embedded logic , 2004, 2004 IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop (IEEE Cat. No.04CH37530).
[19] Chenming Hu,et al. Sub 50-nm FinFET: PMOS , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).
[20] Keunwoo Kim,et al. Double-gate CMOS: symmetrical- versus asymmetrical-gate devices , 2001 .
[21] Chenming Hu,et al. Sub-20 nm CMOS FinFET technologies , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).
[22] Ming Qin,et al. Investigation of Polycrystalline Nickel Silicide Films as a Gate Material , 2001 .
[23] E. Nowak,et al. High-performance symmetric-gate and CMOS-compatible V/sub t/ asymmetric-gate FinFET devices , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).
[24] A. Chou,et al. High performance CMOS fabricated on hybrid substrate with different crystal orientations , 2003, IEEE International Electron Devices Meeting 2003.