Design of an automatic testing for FPGAs
暂无分享,去创建一个
H. Ito | A. Doumar | T. Ohmameuda | T. Ohmameuda | Hideo Ito | A. Doumar
[1] Sying-Jyan Wang,et al. Test and diagnosis of faulty logic blocks in FPGAs , 1999 .
[2] Fabrizio Lombardi,et al. A XOR-tree based technique for constant testability of configurable FPGAs , 1997, Proceedings Sixth Asian Test Symposium (ATS'97).
[3] Fabrizio Lombardi,et al. Detection of bridging faults in logic resources of configurable FPGAs using I/sub DDQ/ , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[4] Charles E. Stroud,et al. Built-in self-test of FPGA interconnect , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[5] Fabrizio Lombardi,et al. Multiple fault detection in logic resources of FPGAs , 1997, 1997 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.
[6] P ? ? ? ? ? ? ? % ? ? ? ? , 1991 .
[7] Fabrizio Lombardi,et al. Testing configurable LUT-based FPGA's , 1998, IEEE Trans. Very Large Scale Integr. Syst..
[8] Charles E. Stroud,et al. BIST-based diagnostics of FPGA logic blocks , 1997, Proceedings International Test Conference 1997.
[9] Hideo Fujiwara,et al. Universal Fault Diagnosis for Lookup Table FPGAs , 1998, IEEE Des. Test Comput..
[10] Ping Chen,et al. Built-in self-test of logic blocks in FPGAs (Finally, a free lunch: BIST without overhead!) , 1996, Proceedings of 14th VLSI Test Symposium.
[11] Yervant Zorian,et al. Testing the Interconnect of RAM-Based FPGAs , 1998, IEEE Des. Test Comput..