Design of an ultra-low power SAR ADC for biomedical applications

In this paper, an ultra-low power 12-bit 2kS/s successive approximation register (SAR) analog-to-digital converter (ADC) is presented. For power optimization, the voltage supply of the digital part is lowered, and the offset voltage of the latch is self-calibrated. Targeted for lower noise, a low kick-back noise latch is proposed. The chip was fabricated using 0.18µm 1P6M CMOS technology. The ADC achieves SNDR of 61.8dB and dissipates only 455nW, resulting in a figure of merit (FOM) of 220fJ/conversion-step. The ADC core occupies an active area of 674×639µm2.

[1]  Soon-Jyh Chang,et al.  A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[2]  Franco Maloberti,et al.  A 9.4-ENOB 1V 3.8μW 100kS/s SAR ADC with Time-Domain Comparator , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[3]  Geert Van der Plas,et al.  A 0.16pJ/Conversion-Step 2.5mW 1.25GS/s 4b ADC in a 90nm Digital CMOS Process , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[4]  Pedro M. Figueiredo,et al.  Kickback noise reduction techniques for CMOS latched comparators , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  Hui Zhang,et al.  A 1.8-V 770-nW biopotential acquistion system for portable applications , 2009, 2009 IEEE Biomedical Circuits and Systems Conference.

[6]  A.P. Chandrakasan,et al.  An Ultra Low Energy 12-bit Rate-Resolution Scalable SAR ADC for Wireless Sensor Nodes , 2007, IEEE Journal of Solid-State Circuits.

[7]  Yong Lian,et al.  A 1-V 450-nW Fully Integrated Programmable Biomedical Sensor Interface Chip , 2009, IEEE Journal of Solid-State Circuits.