Design and Implementation of a Fault Tolerant ATM Switch

In this paper, we propose a new method to build a fault tolerant ATM switch. Using this method, we can build an ATM switch which has two disjoint paths between each input/ output pair. The key component in the proposed switch is a 2 ¥ 2 FTSE (Fault Tolerant Switching Element), which can be used as the basic building block for high speed ATM switches. The design of the FTSE-based fault tolerant ATM switch is based on a multi-path, self-routing principle. In terms of modularity, the proposed FTSE is suitable for building any multistage interconnection network (MINs). Thus, we can construct an MIN which has two levels of fault tolerance ability, and in which the redundant paths are in proportion to the network size. From the results of mathematical analysis, we conclude that our ATM switch uses fewer switching elements and has more redundant paths than other comparable ATM switches. The ATM switch is described using VHDL. By means of VHDL simulation, we verify the functionality of the switch. We have also synthesized the ATM switch to evaluate its delay and area. The experimental results demonstrate that the reliability/cost ratio of the fault tolerant FTSE-based ATM switch is better than those of other comparable switches.

[1]  Chin-Tau A. Lea,et al.  Log2 (N, m, p) strictly nonblocking networks , 1991, IEEE Trans. Commun..

[2]  Amit Bhargava Integrated broadband networks , 1991 .

[3]  Seung-Woo Seo,et al.  The Composite Banyan Network , 1995, IEEE Trans. Parallel Distributed Syst..

[4]  Ka Lun Eddie Law,et al.  Multicast and self-routing in ATM radix trees and banyan networks , 1995, Proceedings of INFOCOM'95.

[5]  V. Benes,et al.  Mathematical Theory of Connecting Networks and Telephone Traffic. , 1966 .

[6]  Luigi Ciminiera,et al.  A fault-tolerant connecting network for multiprocessing systems , 1982, ICPP.

[7]  Naoaki Yamanaka,et al.  TORUS: Terabit-per-Second ATM Switching System Architecture Based on Distributed Internal Speed-Up ATM Switch , 1997, IEEE J. Sel. Areas Commun..

[8]  Anthony S. Acampora,et al.  The Knockout Switch: A Simple, Modular Architecture for High-Performance Packet Switching , 1987, IEEE J. Sel. Areas Commun..

[9]  Zainalabedin Navabi,et al.  VHDL: Analysis and Modeling of Digital Systems , 1992 .

[10]  Arata Itoh,et al.  A Fault-Tolerant Switching Network for B-ISDN , 1991, IEEE J. Sel. Areas Commun..

[11]  Hamid Ahmadi,et al.  A high‐performance switch fabric for integrated circuit and packet switching , 1989 .

[12]  Joseph Y. Hui,et al.  A Broadband Packet Switch for Integrated Transport , 1987, IEEE J. Sel. Areas Commun..

[13]  W. David Sincoskie,et al.  Sunshine: A High-Performance Self-Routing Broadband Packet Switch Architecture , 1991, IEEE J. Sel. Areas Commun..

[14]  Nian-Feng Tzeng,et al.  Fault-Tolerant Scheme for Multistage Interconnection Networks , 1985, ISCA.

[15]  Jean-Michel Bergé,et al.  Circuit synthesis with VHDL , 1994 .

[16]  Stanley Mazor,et al.  A Guide to VHDL , 1992 .

[17]  G.H. Petit,et al.  A multipath self-routing switch , 1993, IEEE Communications Magazine.

[18]  V. P. Kumar,et al.  Reliability enhancement by time and space redundancy in multistage interconnection networks , 1991 .

[19]  Hyong S. Kim,et al.  Design and performance of Multinet switch: a multistage ATM switch architecture with partially shared buffers , 1994, TNET.

[20]  Tsern-Huei Lee,et al.  Fault tolerance of banyan using multiple-pass , 1992, [Proceedings] IEEE INFOCOM '92: The Conference on Computer Communications.

[21]  Hans Vanderstraeten,et al.  A self-healing ATM network based on multilink principles , 1994, IEEE J. Sel. Areas Commun..

[22]  V. P. Kumar,et al.  PHOENIX: a building block for fault tolerant broadband packet switches , 1991, IEEE Global Telecommunications Conference GLOBECOM '91: Countdown to the New Millennium. Conference Record.

[23]  M. T. Liu,et al.  FDB: a high-performance fault-tolerant switching fabric for ATM switching systems , 1991, [1991 Proceedings] Tenth Annual International Phoenix Conference on Computers and Communications.

[24]  Kenneth E. Batcher,et al.  Sorting networks and their applications , 1968, AFIPS Spring Joint Computing Conference.