Measurement of charge transfer potential barrier in pinned photodiode CMOS image sensors

The charge transfer potential barrier (CTPB) formed beneath the transfer gate causes a noticeable image lag issue in pinned photodiode (PPD) CMOS image sensors (CIS), and is difficult to measure straightforwardly since it is embedded inside the device. From an understanding of the CTPB formation mechanism, we report on an alternative method to feasibly measure the CTPB height by performing a linear extrapolation coupled with a horizontal left-shift on the sensor photoresponse curve under the steady-state illumination. The theoretical study was performed in detail on the principle of the proposed method. Application of the measurements on a prototype PPD-CIS chip with an array of 160 × 160 pixels is demonstrated. Such a method intends to shine new light on the guidance for the lag-free and high-speed sensors optimization based on PPD devices.

[1]  Chen Cao,et al.  Pinch-off voltage modeling for CMOS image pixels with a pinned photodiode structure , 2014 .

[2]  S. Wuu,et al.  Extraction and Estimation of Pinned Photodiode Capacitance in CMOS Image Sensors , 2014, IEEE Journal of the Electron Devices Society.

[3]  Donald B. Hondongwa,et al.  A Review of the Pinned Photodiode for CCD and CMOS Image Sensors , 2014, IEEE Journal of the Electron Devices Society.

[4]  Wang Junfeng,et al.  A quantum efficiency analytical model for complementary metal—oxide—semiconductor image pixels with a pinned photodiode structure , 2014 .

[5]  Yao Suying,et al.  Lag free transfer transistor in CMOS image sensor pixel with a non-uniform doped gate , 2011, 2011 IEEE International Conference of Electron Devices and Solid-State Circuits.

[6]  Olivier Marcelot,et al.  Pixel Level Characterization of Pinned Photodiode and Transfer Gate Physical Parameters in CMOS Image Sensors , 2014, IEEE Journal of the Electron Devices Society.

[7]  Hirofumi Yamashita,et al.  Low-leakage-current and low-operating-voltage buried photodiode for a CMOS imager , 2003 .

[8]  A. Bermak,et al.  Robust Intermediate Read-Out for Deep Submicron Technology CMOS Image Sensors , 2008, IEEE Sensors Journal.

[9]  Yao Suying,et al.  Analysis of incomplete charge transfer effects in a CMOS image sensor , 2013 .

[10]  D. Coon,et al.  Thermionic emission in silicon at temperatures below 30 K , 1984 .

[12]  H. Lee,et al.  Decrease of Dark Current by Reducing Transfer Transistor Induced Partition Noise With Localized Channel Implantation , 2010, IEEE Electron Device Letters.

[13]  E. Irene,et al.  Thermionic emission model for the initial regime of silicon oxidation , 1987 .

[14]  N. Blanc,et al.  Experimental Analysis of Lag Sources in Pinned Photodiodes , 2012, IEEE Electron Device Letters.

[15]  Romain Molina,et al.  Influence of Transfer Gate Design and Bias on the Radiation Hardness of Pinned Photodiode CMOS Image Sensors , 2014, IEEE Transactions on Nuclear Science.

[16]  Junfeng Wang,et al.  Photoelectric characteristics of an inverse U-shape buried doping design for crosstalk suppression in pinned photodiodes , 2014 .

[17]  Yu Pingping,et al.  Two-dimensional pixel image lag simulation and optimization in a 4-T CMOS image sensor , 2010 .

[18]  Chen Cao,et al.  An Improved Model for the Full Well Capacity in Pinned Photodiode CMOS Image Sensors , 2015, IEEE Journal of the Electron Devices Society.