Advances toward reliable high density Cu-Cu interconnects by Cu-SiO2 direct hybrid bonding

Cu-SiO2 direct hybrid bonding is considered as one of the most promising approaches for matching the needs of three dimensional integrated circuits (3D-IC). In this paper we present the results of a complete morphological, electrical and reliability study conducted on four-layer copper structures realized by Cu-SiO2 direct hybrid bonding. Ultra-fine 7 μm pitch, 3 μm × 3 μm pads daisy chains with up to 30 160 connections are bonded with submicron accuracy, matching the interconnection needs in upcoming 3D circuits. A focus is paid on the influence of the temperature of annealing on the bonding quality and electrical performances. Thanks to SEM, FIB/SEM tomography, AFM, TEM and TEM-EDX analysis, the morphology of the bonded structures is described. Electrical parametric tests exhibit very low resistance structures, with high functional yields and low variability. State-of-the-art contact resistivity is obtained for 200 and 400 °C treatments. Unbiased HAST, temperature cycling and temperature storage tests demonstrate excellent reliability performances. Finally, an electromigration resistance comparative study is conducted on bonded copper lines with TaN/Ta and TiN diffusion barriers.

[1]  Christine S. Hau-Riege,et al.  An introduction to Cu electromigration , 2004, Microelectron. Reliab..

[2]  T. W. Sigmon,et al.  Diffusion of metals in silicon dioxide , 1983 .

[3]  J. Dechamp,et al.  Recent developments of Cu-Cu non-thermo compression bonding for wafer-to-wafer 3D stacking , 2010, 2010 IEEE International 3D Systems Integration Conference (3DIC).

[4]  L. Di Cioccio,et al.  Investigation of stress induced voiding and electromigration phenomena on direct copper bonding interconnects for 3D integration , 2011, 2011 International Electron Devices Meeting.

[5]  N. Kruse,et al.  Copper oxidation and surface copper oxide stability investigated by pulsed field desorption mass spectrometry , 1995 .

[6]  Viorel Dragoi,et al.  Mechanisms for room temperature direct wafer bonding , 2013 .

[7]  Paul Enquist,et al.  Low Cost of Ownership scalable copper Direct Bond Interconnect 3D IC technology for three dimensional integrated circuit applications , 2009, 2009 IEEE International Conference on 3D System Integration.

[8]  L. Di Cioccio,et al.  Mass transport-induced failure in direct copper (Cu) bonding interconnects for 3-D integration , 2014, 2014 IEEE International Reliability Physics Symposium.

[9]  Chee Lip Gan,et al.  Effect of direct current stressing to Cu-Cu bond interface imperfection for three dimensional integrated circuits , 2013 .

[10]  Mitsumasa Koyanagi,et al.  Handbook of 3D Integration , 2008 .

[11]  Stéphane Moreau,et al.  Chip to wafer copper direct bonding electrical characterization and thermal cycling , 2013, 2013 IEEE International 3D Systems Integration Conference (3DIC).