Issues in Trace-Driven Simulation

Considerable effort has been devoted to the development of accurate trace-driven simulation models of today's computer systems. Unfortunately many modelers do not carefully inspect the input to their models. The fact is that the output of any model is only as good as the input to that model.

[1]  Alan Jay Smith,et al.  Two Methods for the Efficient Analysis of Memory Address Trace Data , 1977, IEEE Transactions on Software Engineering.

[2]  Janak H. Patel,et al.  Accurate Low-Cost Methods for Performance Evaluation of Cache Memory Systems , 1988, IEEE Trans. Computers.

[3]  Anant Agarwal,et al.  Analysis of cache performance for operating systems and multiprogramming , 1989, The Kluwer international series in engineering and computer science.

[4]  David W. Wall,et al.  Experience with a software-defined machine architecture , 1992, TOPL.

[5]  George Cybenko,et al.  Supercomputer performance evaluation and the Perfect Benchmarks , 1990, ICS '90.

[6]  Abraham Lempel,et al.  A universal algorithm for sequential data compression , 1977, IEEE Trans. Inf. Theory.

[7]  Susan J. Eggers,et al.  On the validity of trace-driven simulation for multiprocessors , 1991, ISCA '91.

[8]  J. T. Robinson,et al.  Data cache management using frequency-based replacement , 1990, SIGMETRICS '90.

[9]  Ray Jain,et al.  The art of computer systems performance analysis - techniques for experimental design, measurement, simulation, and modeling , 1991, Wiley professional computing.

[10]  James K. Archibald,et al.  Cache coherence protocols: evaluation using a multiprocessor simulation model , 1986, TOCS.

[11]  Helen Davis,et al.  Tango: A Multiprocessor Simulation and Tracing System , 1990 .

[12]  A. J. Smith,et al.  Disk cache - Miss ratio analysis and design considerations , 1983, Perform. Evaluation.

[13]  Wen-Hann Wang,et al.  Efficient trace-driven simulation methods for cache performance analysis , 1991, TOCS.

[14]  Anoop Gupta,et al.  SPLASH: Stanford parallel applications for shared-memory , 1992, CARN.

[15]  Mark Horowitz,et al.  ATUM: a new technique for capturing address traces using microcode , 1986, ISCA '86.

[16]  John Paul Shen,et al.  Instruction level profiling and evaluation of the IBM RS/6000 , 1991, [1991] Proceedings. The 18th Annual International Symposium on Computer Architecture.

[17]  Gurindar S. Sohi,et al.  An empirical study of the CRAY Y-MP processor using the PERFECT club benchmarks , 1991, [1991] Proceedings. The 18th Annual International Symposium on Computer Architecture.

[18]  Luiz André Barroso,et al.  The performance of cache-coherent ring-based multiprocessors , 1993, ISCA '93.

[19]  James Archibald,et al.  BACH: BYU Address Collection Hardware, The Collection of Complete Traces , 1992 .

[20]  Margaret Martonosi,et al.  Effectiveness of trace sampling for performance debugging tools , 1993, SIGMETRICS '93.

[21]  Peter J. Denning,et al.  The working set model for program behavior , 1968, CACM.

[22]  Richard E. Kessler,et al.  Generation and analysis of very long address traces , 1990, [1990] Proceedings. The 17th Annual International Symposium on Computer Architecture.

[23]  Anant Agarwal,et al.  Blocking: exploiting spatial locality for trace compaction , 1990, SIGMETRICS '90.

[24]  Alan Jay Smith.  Analysis of Long Term File Reference Patterns for Application to File Migration Algorithms , 1981, IEEE Transactions on Software Engineering.

[25]  John Kunze,et al.  A trace-driven analysis of the unix 4 , 1985, SOSP 1985.

[26]  A. Dain Samples,et al.  Mache: no-loss trace compaction , 1989, SIGMETRICS '89.

[27]  Thomas Roberts Puzak,et al.  Analysis of cache replacement-algorithms , 1985 .

[28]  Anant Agarwal,et al.  Analyzing multiprocessor cache behavior through data reference modeling , 1993, SIGMETRICS '93.

[29]  Michel Dubois,et al.  Cache inclusion and processor sampling in multiprocessor simulations , 1993, SIGMETRICS '93.

[30]  Robert J. Fowler,et al.  Adaptive cache coherency for detecting migratory shared data , 1993, ISCA '93.

[31]  Susan J. Eggers,et al.  Techniques for efficient inline tracing on a shared-memory multiprocessor , 1990, SIGMETRICS '90.

[32]  W. Kent Fuchs,et al.  TRAPEDS: producing traces for multicomputers via execution driven simulation , 1989, SIGMETRICS '89.

[33]  William W. White,et al.  The Contribution to Performance of Instruction-Set Usage in System/370 , 1986, FJCC.

[34]  Alan Jay Smith,et al.  Disk cache—miss ratio analysis and design considerations , 1983, TOCS.

[35]  Douglas W. Clark,et al.  Cache Performance in the VAX-11/780 , 1983, TOCS.

[36]  T. Horikawa.  TOPAZ: hardware-tracer based computer performance measurement and evaluation system , 1992 .

[37]  Harold S. Stone,et al.  Footprints in the cache , 1986, SIGMETRICS '86/PERFORMANCE '86.

[38]  Stephen S. Lavenberg,et al.  Computer Performance Modeling Handbook , 1983, Int. CMG Conference.