Full-System Simulation of big.LITTLE Multicore Architecture for Performance and Energy Exploration
暂无分享,去创建一个
David Novo | Abdoulaye Gamatié | Lionel Torres | Michel Robert | Florent Bruguier | Gilles Sassatelli | Anastasiia Butko
[1] Ronald G. Dreslinski,et al. Sources of error in full-system simulation , 2014, 2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS).
[2] Tulika Mitra,et al. Approximation-aware scheduling on heterogeneous multi-core architectures , 2015, The 20th Asia and South Pacific Design Automation Conference.
[3] Samuel Williams,et al. The Landscape of Parallel Computing Research: A View from Berkeley , 2006 .
[4] Vanchinathan Venkataramani,et al. Power-performance modeling on asymmetric multi-cores , 2013, 2013 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES).
[5] Somayeh Sardashti,et al. The gem5 simulator , 2011, CARN.
[6] Henri-Pierre Charles,et al. Micro-architectural simulation of embedded core heterogeneity with gem5 and McPAT , 2015, RAPIDO '15.
[7] Henri-Pierre Charles,et al. Micro-architectural simulation of in-order and out-of-order ARM microprocessors with gem5 , 2014, 2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV).
[8] Vanchinathan Venkataramani,et al. Hierarchical power management for asymmetric multi-core in dark silicon era , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).
[9] John Paul Shen,et al. Calibration of Microprocessor Performance Models , 1998, Computer.
[10] Norman P. Jouppi,et al. Single-ISA heterogeneous multi-core architectures for multithreaded workload performance , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..
[11] Gilles Sassatelli,et al. Accuracy evaluation of GEM5 simulator system , 2012, 7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC).
[12] D. Altman,et al. Statistics notes: Measurement error , 1996 .
[13] Kevin Skadron,et al. Rodinia: A benchmark suite for heterogeneous computing , 2009, 2009 IEEE International Symposium on Workload Characterization (IISWC).
[14] Carl Staelin,et al. lmbench: Portable Tools for Performance Analysis , 1996, USENIX Annual Technical Conference.
[15] Lieven Eeckhout,et al. Scheduling heterogeneous multi-cores through performance impact estimation (PIE) , 2012, 2012 39th Annual International Symposium on Computer Architecture (ISCA).
[16] Donghee Han,et al. Power-aware task scheduling for big.LITTLE mobile processor , 2013, 2013 International SoC Design Conference (ISOCC).
[17] KumarRakesh,et al. Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance , 2004 .
[18] Nikil D. Dutt,et al. Cross-Layer Exploration of Heterogeneous Multicore Processor Configurations , 2015, 2015 28th International Conference on VLSI Design.
[19] Lieven Eeckhout,et al. Understanding fundamental design choices in single-ISA heterogeneous multicore architectures , 2013, TACO.