The need to integrate more device technology in a given board space for handheld applications such as mobile phones has driven the adoption of innovative packages which stack such devices in the vertical or third dimension (3D). Stacking of device chips in small and thin fine-pitch ball grid array packages has evolved into the stacking of packages themselves to achieve the same end. The advantage of stacking packages rather than device chips is that packages can be fully tested good prior to stacking. There are two primary ways to stack packages to achieve such vertical integration: package-on-package (PoP) and package-in-package (PiP). Innovative variations of PoP and PiP are being developed to address specific packaging needs and market trends. This paper will detail some of the key technology supporting PoP and PiP packages currently in production and the development of new variations of such packages to address future trends.
[1]
Seong Min Lee,et al.
Controlling Top Package Warpage for POP Applications
,
2007,
2007 Proceedings 57th Electronic Components and Technology Conference.
[2]
In Sang Yoon,et al.
The development of the Fan-in Package-on-Package
,
2008,
2008 58th Electronic Components and Technology Conference.
[3]
F. Carson,et al.
Package on Package warpage - impact on surface mount yields and board level reliability
,
2008,
2008 58th Electronic Components and Technology Conference.
[4]
Lily Zhao,et al.
Flip Chip Package-in-Package (fcPiP): A New 3D Packaging Solution for Mobile Platforms
,
2007,
2007 Proceedings 57th Electronic Components and Technology Conference.
[5]
K. Ishibashi.
PoP (Package-on-Package) Stacking Yield Loss Study
,
2007,
2007 Proceedings 57th Electronic Components and Technology Conference.