Noise, Speed, and Power Trade-offs in Pipelined Analog to Digital Converters

Power dissipation is becoming an increasingly important issue in the design of analog to digital converters as signal processing systems move into applications requiring either portability, or as in the case of some telecommunications applications, a high degree of parallelism. This research focuses on minimizing power dissipation in high resolution pipelined analog to digital converters, which are needed in applications requiring both high data rates and high resolution, such as medical imaging, high data rate digital radio receivers, and in some telecommunications systems. Power dissipation was minimized in this research through the appropriate choice of the per stage resolution, optimizing the distribution of the thermal noise budget among the various stages of the pipeline, the appropriate choice of opamp architecture, and through optimal sizing of opamps.

[1]  Asad A. Abidi,et al.  A 10-b, 75-MHz two-stage pipelined bipolar A/D converter , 1993 .

[2]  P. van Gog,et al.  A two-channel 16/18 b audio AD/DA including filter function with 60/40 mW power consumption at 2.7 V , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[3]  John W. Fattaruso,et al.  Error correction techniques for high-performance differential A/D converters , 1990 .

[4]  David A. Hodges,et al.  High-resolution A/D conversion in MOS/LSI , 1979 .

[5]  Paul R. Gray,et al.  A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3- mu m CMOS , 1991 .

[6]  John W. Fernandes,et al.  A 14-bit 10- mu s subranging A/D converter with S/H , 1988 .

[7]  Trevor York,et al.  Book Review: Principles of CMOS VLSI Design: A Systems Perspective , 1986 .

[8]  M. K. Mayes,et al.  A multistep A/D converter family with efficient architecture , 1989 .

[9]  B.K. Ahuja,et al.  An improved frequency compensation technique for CMOS operational amplifiers , 1983, IEEE Journal of Solid-State Circuits.

[10]  James C. Candy,et al.  A Use of Double Integration in Sigma Delta Modulation , 1985, IEEE Trans. Commun..

[11]  Bang-Sup Song,et al.  A 10-b 20-Msample/s low-power CMOS ADC , 1995, IEEE J. Solid State Circuits.

[12]  K. Bacrania.  A 12-bit successive-approximation-type ADC with digital error correction , 1986 .

[13]  M. Timko,et al.  Circuit techniques for achieving high speed-high resolution A/D conversion , 1979 .

[14]  J. Doernberg,et al.  Full-speed testing of A/D converters , 1984 .

[15]  P. Gray,et al.  All-MOS charge redistribution analog-to-digital conversion techniques. I , 1975, IEEE Journal of Solid-State Circuits.

[16]  L. R. Carley,et al.  An 85 mW, 10 b, 40 Msample/s CMOS parallel-pipelined ADC , 1995 .

[17]  H. Shirasu,et al.  A voiceband 15b interpolative converter chip set , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[18]  Mahesh B. Patil,et al.  Measurement and analysis of charge injection in MOS analog switches , 1987 .

[19]  J. McCreary.  Matching properties, and voltage and temperature dependence of MOS capacitors , 1981 .

[20]  A. Matsuzawa,et al.  A 10 b 20 MHz 30 mW pipelined interpolating CMOS ADC , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[21]  A. Yukawa,et al.  A CMOS 8-Bit High-Speed A/D Converter IC , 1984, IEEE Journal of Solid-State Circuits.

[22]  B. Heise,et al.  A 12-bit sigma-delta analog-to-digital converter with a 15-MHz clock rate , 1986 .

[23]  D. A. Mercer.  A 14-b 2.5 MSPS pipelined ADC with on-chip EPROM , 1996 .

[24]  Paul R. Gray,et al.  A 10 b, 20 Msample/s, 35 mW pipeline A/D converter , 1995, IEEE J. Solid State Circuits.

[25]  R.J. Killips,et al.  An Inherently Monotonic 7 Bit CMOS ADC for Video Applications , 1986, ESSCIRC '85: 11th European Solid-State Circuits Conference.

[26]  P.A. Crolla.  A fast latching current comparator for 12-bit A/D applications , 1982, IEEE Journal of Solid-State Circuits.

[27]  D. A. Mercer.  A 12-b 750-ns subranging A/D converter with self-correcting S/H , 1991 .

[28]  M. F. Tompsett,et al.  A 10-b 15-MHz CMOS recycling two-step A/D converter , 1990 .

[29]  Y.-M. Lin.  Performance limitations on high-resolution video-rate analog-to-digital interfaces , 1990 .

[30]  R. Petschacher,et al.  A 10-b 75-MSPS subranging A/D converter with integrated sample and hold , 1990 .

[31]  Stephen H. Lewis,et al.  Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications , 1992 .

[32]  A.S. Sedra,et al.  Analog MOS integrated circuits for signal processing , 1987, Proceedings of the IEEE.

[33]  Masaki Ishida,et al.  A 10-b 100-Msample/s pipelined subranging BiCMOS ADC , 1993 .

[34]  R. van de Grift,et al.  An 8-bit video ADC incorporating folding and interpolation techniques , 1987 .

[35]  Paul R. Gray,et al.  A pipelined 13-bit 250-ks/s 5-V analog-to-digital converter , 1988 .

[36]  E. Swanson,et al.  A monolithic 20 b delta-sigma A/D converter , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[37]  M. A. Copeland,et al.  Design techniques for cascoded CMOS op amps with improved PSRR and common-mode input range , 1984 .

[38]  T. Frederiksen,et al.  A monolithic 12b+Sign successive approximation A/D converter , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[39]  Michael J. Demler,et al.  A 6-bit 125 MHz CMOS A/D Converter , 1992 .

[40]  H.J. Schouwenaars,et al.  A monolithic 14 bit A/D converter , 1982, IEEE Journal of Solid-State Circuits.

[41]  William Martin Snelgrove,et al.  Switched-capacitor bandpass delta-sigma A/D modulation at 10.7 MHz , 1995, IEEE J. Solid State Circuits.

[42]  D. A. Kerth,et al.  An oversampling converter for strain gauge transducers , 1992 .

[43]  Tsuneo Tsukahara,et al.  An 8-bit 50-MHz CMOS subranging A/D converter with pipelined wide-band S/H , 1989 .

[44]  D.J. Allstot,et al.  CMOS folding ADCs with current-mode interpolation , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[45]  Paul R. Gray,et al.  A CMOS programmable self-calibrating 13-bit eight-channel data acquisition peripheral , 1987 .

[46]  S. H. Lewis,et al.  A pipelined 5-Msample/s 9-bit analog-to-digital converter , 1987 .

[47]  K. Hirata,et al.  A 10 b 50 MHz pipelined CMOS A/D converter with S/H , 1993 .

[48]  Bruce A. Wooley,et al.  Second-order sigma-delta modulation for digital-audio signal acquisition , 1991 .

[49]  Bruce A. Wooley,et al.  A 50-MHz multibit sigma-delta modulator for 12-b 2-MHz A/D conversion , 1991 .

[50]  Michael J. Demler.  High-speed analog-to-digital conversion , 1991 .