System-in-package testing: problems and solutions

System-in-package integrates multiple dies in a common package. Therefore, testing SiP technology is different from system-on-chip, which integrates multiple vendor parts. This article provides test strategies for known good die and known good substrate in the SiP. Case studies prove feasibility using the IEEE 1500 test structure

[1]  Taek-Soo Kim,et al.  The reliability issues on ASIC/memory integration by SiP (system-in-package) technology , 2003, IEEE International [Systems-on-Chip] SOC Conference, 2003. Proceedings..

[2]  J. Mayer.  Advanced packaging , 1986 .

[3]  R. Arnold,et al.  Test methods used to produce highly reliable known good die (KGD) , 1998, Proceedings. 1998 International Conference on Multichip Modules and High Density Packaging (Cat. No.98EX154).

[4]  D. Skinner.  A memory supplier's outlook on die products , 2003, IEEE/CPMT/SEMI 28th International Electronics Manufacturing Technology Symposium, 2003. IEMT 2003..

[5]  Li-Rong Zheng,et al.  Cost and performance analysis for mixed-signal system implementation: system-on-chip or system-on-package? , 2002 .

[6]  Yervant Zorian,et al.  Testing embedded-core based system chips , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[7]  Kenneth M. Brown,et al.  System in package "the rebirth of SIP" , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[8]  Paolo Bernardi,et al.  On the automation of the test flow of complex SoCs , 2006, 24th IEEE VLSI Test Symposium.

[9]  A. Chatterjee,et al.  Low-cost test of embedded RF/analog/mixed-signal circuits in SOPs , 2004, IEEE Transactions on Advanced Packaging.

[10]  W.L. Ivy,et al.  Sacrificial metal wafer level burn-in KGD , 2000, 2000 Proceedings. 50th Electronic Components and Technology Conference (Cat. No.00CH37070).