Cell and interconnect timing analysis using waveforms

vii

[1]  Randal E. Bryant,et al.  Computing logic-stage delays using circuit simulation and symbolic Elmore analysis , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[2]  Basant R. Chawla,et al.  Motis - an mos timing simulator , 1975 .

[3]  Michael Monachino.  Design Verification System for Large-Scale LSI Designs , 1982, 19th Design Automation Conference.

[4]  Ying Liu,et al.  ftd: an exact frequency to time domain conversion for reduced order RLC interconnect models , 1998, DAC.

[5]  Lawrence T. Pileggi,et al.  PRIMA: passive reduced-order interconnect macromodeling algorithm , 1998, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[6]  F. A. Seiler,et al.  Numerical Recipes in C: The Art of Scientific Computing , 1989 .

[7]  Vivek Raghavan,et al.  A new nonlinear driver model for interconnect analysis , 1991, 28th ACM/IEEE Design Automation Conference.

[8]  Melvin A. Breuer,et al.  A new gate delay model for simultaneous switching and its applications , 2001, DAC '01.

[9]  David Hung-Chang Du,et al.  Path sensitization in critical path problem , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[10]  John K. Ousterhout.  A Switch-Level Timing Verifier for Digital MOS VLSI , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  David Hung-Chang Du,et al.  Efficient timing analysis for CMOS circuits considering data dependent delays , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Louise Trevillyan,et al.  EDA in IBM: past, present, and future , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Jeong-Taek Kong,et al.  Digital Timing Macromodeling for VLSI Design Verification , 1995 .

[14]  Robert B. Hitchcock,et al.  Timing Analysis of Computer Hardware , 1982, IBM J. Res. Dev..

[15]  Paul Penfield,et al.  Signal Delay in RC Tree Networks , 1981, 18th Design Automation Conference.

[16]  Andrew B. Kahng,et al.  An analytical delay model for RLC interconnects , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  Martin D. F. Wong,et al.  A fast and accurate technique to optimize characterization tables for logic synthesis , 1997, DAC.

[18]  Ronald A. Rohrer,et al.  Electronic Circuit and System Simulation Methods , 1994 .

[19]  Juan J. Obregon,et al.  Newton-Raphson iteration speed-up algorithm for the solution of nonlinear circuit equations in general-purpose CAD programs , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[20]  Alexander Chatzigeorgiou,et al.  A modeling technique for CMOS gates , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[21]  Hakan Yalcin,et al.  Fast and Accurate Timing Characterization Using Functional Information , 2001 .

[22]  Chandramouli V. Kashyap,et al.  An "effective" capacitance based delay metric for RC interconnect , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[23]  Sung-Mo Kang,et al.  ILLIADS: a fast timing and reliability simulator for digital MOS circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[24]  P. R. O'Brien,et al.  Modeling the driving-point characteristic of resistive interconnect for accurate delay estimation , 1989, ICCAD 1989.

[25]  Lawrence T. Pileggi,et al.  Modeling the "Effective capacitance" for the RC interconnect of CMOS gates , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[26]  Robert K. Brayton,et al.  Exact Minimum Cycle Times for Finite State Machines , 1994, 31st Design Automation Conference.

[27]  Lawrence T. Pileggi,et al.  Asymptotic waveform evaluation for timing analysis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[28]  Ronald A. Rohrer,et al.  Adaptively controlled explicit simulation , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[29]  W. C. Elmore.  The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .

[30]  Shishpal Rawat,et al.  EDA challenges facing future microprocessor design , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[31]  Lawrence T. Pileggi,et al.  CMOS gate delay models for general RLC loading , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.

[32]  Ronald A. Rohrer,et al.  Interconnect simulation with asymptotic waveform evaluation (AWE) , 1992 .

[33]  Sharad Malik,et al.  Delay abstraction in combinational logic circuits , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[34]  Lawrence T. Pileggi,et al.  TETA: transistor-level engine for timing analysis , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[35]  Ellis Horowitz,et al.  Fundamentals of Computer Algorithms , 1978 .

[36]  Chandramouli V. Kashyap,et al.  RC delay metrics for performance optimization , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[37]  Trevor York,et al.  Book Review: Principles of CMOS VLSI Design: A Systems Perspective , 1986 .

[38]  Lawrence T. Pileggi,et al.  RICE: rapid interconnect circuit evaluation using AWE , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[39]  Nicholas C. Rumin,et al.  Delay and current estimation in a CMOS inverter with an RC load , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[40]  Mattan Kamon,et al.  Efficient Reduced-Order Modeling of Frequency-Dependent Coupling Inductances associated with 3-D Interconnect Structures , 1995, 32nd Design Automation Conference.

[41]  Bing J. Sheu,et al.  A compact and unified MOS DC current model with highly continuous conductances for low-voltage ICs , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[42]  Lawrence T. Pileggi,et al.  A Gate-Delay Model for High-Speed CMOS Circuits , 1994, 31st Design Automation Conference.

[43]  Lawrence T. Pileggi,et al.  TETA: transistor-level waveform evaluation for timing analysis , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[44]  M. J. Maron,et al.  Numerical Analysis: A Practical Approach , 1982 .

[45]  Lawrence T. Pileggi,et al.  Performance computation for precharacterized CMOS gates with RC loads , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[46]  C. L. Ratzlaff,et al.  Modeling The RC-interconnect Effects In A Hierarchical Timing Analyzer , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[47]  Hidetoshi Onodera,et al.  Proposal of a timing model for CMOS logic gates driving a CRC load , 1998, ICCAD.

[48]  M.D. Matson,et al.  Macromodeling and Optimization of Digital MOS VLSI Circuits , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[49]  Alexander Korshak,et al.  An effective current source cell model for VDSM delay calculation , 2001, Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design.

[50]  Lawrence T. Pileggi,et al.  Calculating worst-case gate delays due to dominant capacitance coupling , 1997, DAC.

[51]  Albert E. Ruehli,et al.  The modified nodal approach to network analysis , 1975 .