Algorithms and models for cellular based topography simulation

A general simulation method for three-dimensional surface advancement has been developed and coupled with physical models for etching and deposition. The surface advancement algorithm is based on morphological operations derived from image processing which are performed on a cellular material representation. This method allows arbitrary changes of the actual geometry according to a precalculated etch or deposition rate distribution and can support very complex structures with tunnels or regions of material which are completely disconnected from other regions. Surface loops which result from a growing or etching surface intersecting with itself are inherently avoided. The etch or deposition rate distribution along the exposed surface is obtained from macroscopic point advancement models which consider information about flux distributions and surface reactions of directly and indirectly incident particles. >

[1]  I. Blech,et al.  Evaporated film profiles over steps in substrates , 1970 .

[2]  Tatsumi Ishizuka,et al.  BULK IMAGE EFFECTS OF PHOTORESIST IN THREE‐DIMENSIONAL PROFILE SIMULATION , 1991 .

[3]  Akemi Moniwa,et al.  A Three-Dimensional Photoresist Imaging Process Simulator for Strong Standing-Wave Effect Environment , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Siegfried Selberherr,et al.  A New Method For Simulation Of Etching And Deposition Processes , 1993, [Proceedings] 1993 International Workshop on VLSI Process and Device Modeling (1993 VPAD).

[5]  Chiakang Sung,et al.  A general simulator for VLSI lithography and etching processes: Part II—Application to deposition and etching , 1980, IEEE Transactions on Electron Devices.

[6]  S. Tazawa,et al.  A general characterization and simulation method for deposition and etching technology , 1992 .

[7]  W. Henke,et al.  A study of reticle defects imaged into three-dimensional developed profiles of positive photoresist using the SOLID lithography simulator , 1991 .

[8]  Andrew R. Neureuther,et al.  Models and algorithms for three-dimensional topography simulation with SAMPLE-3D , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  S. Tazawa,et al.  3-D topography simulation of via holes using generalized solid modeling , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[10]  Masaru Sasago,et al.  Three-dimensional resist process simulator PEACE (photo and electron beam lithography analyzing computer engineering system) , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Joachim Pelka,et al.  Three-dimensional simulation of ion-enhanced dry-etch processes , 1991 .

[12]  Andrew R. Neureuther,et al.  Algorithms for three-dimensional simulation of photoresist development , 1990 .

[13]  D. Temmler,et al.  Multilayer Vertical Stacked Capacitors (mvstc) for 64mbit and 256mbit Drams , 1991, Symposium on VLSI Technology.

[14]  James P. McVittie,et al.  SPEEDIE: a profile simulator for etching and deposition , 1991, Other Conferences.

[15]  Andrew R. Neureuther,et al.  Algorithms for simulation of three-dimensional etching , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Y. Akasaka,et al.  Three-dimensional topography simulation model: etching and lithography , 1990 .

[17]  Heiner Ryssel,et al.  COMPOSITE -- A Complete Modeling Program of Silicon Technology , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  Siegfried Selberherr,et al.  Accurate Simulation of Pattern Transfer Processes Using Minkowski Operations (Special Issue on 1993 VLSI Process and Device Modeling Workshop (VPAD93)) , 1994 .

[19]  Andrew R. Neureuther,et al.  3D Lithography, Etching, and Deposition Simulation (Sample-3D) , 1991, 1991 Symposium on VLSI Technology.

[20]  E. W. Scheckler,et al.  An efficient volume-removal algorithm for practical three-dimensional lithography simulation with experimental verification , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[21]  E. W. Scheckler,et al.  An Efficient Loop Detection and Removal Algorithm for 3D Surface-Based Lithography Simulation , 1992, NUPAD IV. Workshop on Numerical Modeling of Processes and Devices for Integrated Circuits,.

[22]  F. Jones,et al.  RD3D (computer simulation of resist development in three dimensions) , 1981, IEEE Transactions on Electron Devices.