Directions in DSP Processors

The evolution of single-chip digital signal-processor (DSP) architectures is discussed. It is argued that multiple arithmetic units and functionally enhanced arithmetic units are promising directions for further evolution of the datapath architecture. Candidate structures are defined, and the operation of popular DSP benchmarks on these structures is demonstrated. >

[1]  M. Morf,et al.  A VLSI speech analysis chip set based on square root normalized ladder forms , 1981, ICASSP.

[2]  Hironori Yamauchi,et al.  A 50-MHz CMOS geometrical mapping processor , 1989 .

[3]  Milos D. Ercegovac,et al.  Implementation Of An SVD Processor Using Redundant CORDIC , 1988, Optics & Photonics.

[4]  S. Kung,et al.  VLSI Array processors , 1985, IEEE ASSP Magazine.

[5]  H. M. Ahmed,et al.  A VLSI array CORDIC architecture , 1989, International Conference on Acoustics, Speech, and Signal Processing,.

[6]  J. S. Walther,et al.  A unified algorithm for elementary functions , 1899, AFIPS '71 (Spring).

[7]  V. Considine,et al.  CORDIC trigonometric function generator for DSP , 1989, International Conference on Acoustics, Speech, and Signal Processing,.

[8]  Ed F. Deprettere,et al.  Pipelined cordic architectures for fast VLSI filtering and array processing , 1984, ICASSP.

[9]  Hassan M. Ahmed,et al.  Efficient elementary function generation with multipliers , 1989, Proceedings of 9th Symposium on Computer Arithmetic.

[10]  Hassan Masud Ahmed.  Signal processing algorithms and architectures , 1982 .

[11]  Shahid U. H. Qureshi,et al.  A Custom VLSI Chip Set for Digital Signal Processing in High-Speed Voiceband Modems , 1986, IEEE J. Sel. Areas Commun..

[12]  Henk J. Sips,et al.  On-line CORDIC algorithms , 1989, Proceedings of 9th Symposium on Computer Arithmetic.

[13]  Jean-Marc Delosme,et al.  Highly concurrent computing structures for matrix arithmetic and signal processing , 1982, Computer.

[14]  E.A. Lee.  Programmable DSP architectures. II , 1989, IEEE ASSP Magazine.