Thread allocation in CMP-based multithreaded network processors

This work tries to derive ideas for thread allocation in CMP-based network processors performing general applications by Continuous-Time Markov Chain modeling and Petri net simulations. The concept of P-M ratio, where P and M indicate the computational and memory access overhead when processing a packet, is introduced and the relation to thread allocation is explored. Results indicate that the demand of threads in a processor diminishes rapidly as P-M ratio increases to 0.066, and decreases slowly afterwards. Observations from a certain P-M ratio can be applied to various software-hardware combinations having the same ratio.

[1]  Tilman Wolf,et al.  Design issues for high-performance active routers , 2001, IEEE J. Sel. Areas Commun..

[2]  Karam S. Chatha,et al.  System level methodology for programming CMP based multi-threaded network processor architectures , 2005, IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05).

[3]  M. Zubereky,et al.  Timed Colored Petri Net Models of Distributed Memory Multithreaded Multiprocessors , 1998 .

[4]  Alfred V. Aho,et al.  Efficient string matching , 1975, Commun. ACM.

[5]  Douglas Comer,et al.  Network Systems Design Using Network Processors , 2003 .

[6]  David E. Culler,et al.  Analysis of multithreaded architectures for parallel computing , 1990, SPAA '90.

[7]  Andreas Herkersdorf,et al.  Technologies and building blocks for fast packet forwarding , 2001 .

[8]  Jean-Loup Baer,et al.  On the Performance of Multithreaded Architectures for Network Processors , 2000 .

[9]  Tadao Murata,et al.  Petri nets: Properties, analysis and applications , 1989, Proc. IEEE.

[10]  Leonard Kleinrock,et al.  Theory, Volume 1, Queueing Systems , 1975 .

[11]  Kurt Keutzer,et al.  Comparing analytical modeling with simulation for network processors: a case study , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[12]  Michael Westergaard,et al.  CPN Tools for Editing, Simulating, and Analysing Coloured Petri Nets , 2003, ICATPN.

[13]  Cong Fu,et al.  The RASE (Rapid, Accurate Simulation Environment) for chip multiprocessors , 2005, CARN.

[14]  Sanjiv Kapil,et al.  A chip multithreaded processor for network-facing workloads , 2004, IEEE Micro.

[15]  Tilman Wolf,et al.  PacketBench: a tool for workload characterization of network processing , 2003, 2003 IEEE International Conference on Communications (Cat. No.03CH37441).

[16]  Christopher Small,et al.  An overview of the Sam CMT simulator kit , 2004 .

[17]  Yuan-Cheng Lai,et al.  VPN gateways over network processors: implementation and evaluation , 2005, 11th IEEE Real Time and Embedded Technology and Applications Symposium.

[18]  Kenneth C. Sevcik,et al.  Coordinated allocation of memory and processors in multiprocessors , 1996, SIGMETRICS '96.

[19]  Margaret Martonosi,et al.  Challenges in Computer Architecture Evaluation , 2003, Computer.

[20]  Ying-Dar Lin,et al.  DiffServ edge routers over network processors: implementation and evaluation , 2003 .

[21]  Yuan-Cheng Lai,et al.  Resource allocation in network processors for network intrusion prevention systems , 2007, J. Syst. Softw..

[22]  Gregory T. Byrd,et al.  Multithreaded processor architectures , 1995 .

[23]  Margo I. Seltzer,et al.  Performance of Multithreaded Chip Multiprocessors and Implications for Operating System Design , 2005, USENIX Annual Technical Conference, General Track.

[24]  Tilman Wolf,et al.  A Network Processor Performance and Design Model with Benchmark Parameterization , 2003 .

[25]  Jean-Loup Baer,et al.  A Modeling Framework for Network Processor Systems , 2003 .