Low Power Bus Encoding with Crosstalk Delay Elimination

In deep-submicron technology, minimising the propagation delay and power consumption on buses is the most important design objective in system-on-chip design. In particular, the coupling effects between wires on the bus that can cause serious problems such as crosstalk delay, noise and power consumption. Most of the previous work on bus encoding targeted either (1) minimising the power consumption on bus, (2) minimising the crosstalk delay, or (3) exploiting the known probabilistic information of data, but not all of them. The authors propose a new bus-encoding algorithm that not only minimises the dynamic power consumption on bus but also eliminates the crosstalk delay. The authors achieve the combined objective of (1) and (2) by analysing, formulating and solving the problem of minimising a weighted sum of the self-transition and cross-coupled transition activities on bus in the context of the concept of self-shield encoding. From experiments using a set of benchmark designs, it is shown that the proposed encoding technique consumes 15.4-47.4% less power than existing techniques while totally eliminating the crosstalk delay.

[1]  R. Schaller,et al.  Technological innovation in the semiconductor industry: A case study of the International Technology Roadmap for Semiconductors (ITRS) , 2001, PICMET '01. Portland International Conference on Management of Engineering and Technology. Proceedings Vol.1: Book of Summaries (IEEE Cat. No.01CH37199).

[2]  Anantha P. Chandrakasan,et al.  Low Power Digital CMOS Design , 1995 .

[3]  Mircea R. Stan,et al.  Bus-invert coding for low-power I/O , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Kiyoung Choi,et al.  Partial bus-invert coding for power optimization of application-specific systems , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Chi-Ying Tsui,et al.  Saving power in the control path of embedded processors , 1994, IEEE Design & Test of Computers.

[6]  Tughrul Arslan,et al.  Dual low-power and crosstalk immune encoding scheme for on-chip data buses , 2003 .