ESD Protection Design Methodology in Deep Submicron CMOS Technologies