Evolutionary design of polymorphic circuits with the improved evolutionary repair

In our previous work [1], the evolutionary repair technique has been introduced into the evolutionary design of the combinational logic circuits. In this paper, the evolutionary repair technique is improved, in which the number of the input vectors of the repair circuit is usually smaller than that of the corresponding incomplete circuit. The evolutionary algorithm with the improved evolutionary repair technique (i.e. erEDAII) is used to generate the polymorphic circuits. Experimental results demonstrate that some polymorphic circuits are evolved by erEDAII effectively. Especially, the polymorphic circuit with 8 inputs and 8 outputs could be evolved by the erEDAII.

[1]  Xin Yao,et al.  Promises and challenges of evolvable hardware , 1996, IEEE Trans. Syst. Man Cybern. Part C.

[2]  Lukás Sekanina,et al.  Evolutionary Design of Gate-Level Polymorphic Digital Circuits , 2005, EvoWorkshops.

[3]  Xin Zhang,et al.  Evolutionary repair for evolutionary design of combinational logic circuits , 2012, 2012 IEEE Congress on Evolutionary Computation.

[4]  Wenjian Luo,et al.  Designing Combinational Circuits with an Evolutionary Algorithm Based on the Repair Technique , 2010, ICES.

[5]  Jim Torresen,et al.  Evolving Multiplier Circuits by Training Set and Training Vector Partitioning , 2003, ICES.

[6]  Adrian Stoica,et al.  Polymorphic Electronics , 2001, ICES.

[7]  Wenjian Luo,et al.  A three-step decomposition method for the evolutionary design of sequential logic circuits , 2009, Genetic Programming and Evolvable Machines.

[8]  Xin Zhang,et al.  Designing the combinational logic circuits with hybrid of Generalized Disjunction Decomposition and Evolutionary Repair , 2012, 2012 12th International Conference on Hybrid Intelligent Systems (HIS).

[9]  Julian Francis Miller,et al.  Predicting Prime Numbers Using Cartesian Genetic Programming , 2007, EuroGP.

[10]  Xin Guo,et al.  Taking evolutionary circuit design from experimentation to implementation: some useful techniques and a silicon demonstration , 2004 .

[11]  Zdenek Kotásek,et al.  Evolution of Multifunctional Combinational Modules Controlled by the Power Supply Voltage , 2006, First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06).

[12]  Hitoshi Iba,et al.  Evolvable Hardware and Its Applications to Pattern Recognition and Fault-Tolerant Systems , 1995, Towards Evolvable Hardware.

[13]  Wenjian Luo,et al.  A Stepwise Dimension Reduction Approach to Evolutionary Design of Relative Large Combinational Logic Circuits , 2008, ICES.

[14]  E. Stomeo,et al.  Generalized Disjunction Decomposition for Evolvable Hardware , 2006, IEEE Transactions on Systems, Man, and Cybernetics, Part B (Cybernetics).

[15]  Lihua Yue,et al.  On the completeness of the polymorphic gate set , 2010, TODE.

[16]  Julian Francis Miller,et al.  Cartesian genetic programming , 2010, GECCO.

[17]  Julian Francis Miller,et al.  Towards the automatic design of more efficient digital circuits , 2000, Proceedings. The Second NASA/DoD Workshop on Evolvable Hardware.

[18]  Wenjian Luo,et al.  Designing polymorphic circuits with polymorphic gates: a general design approach , 2007, IET Circuits Devices Syst..

[19]  Adrian Stoica,et al.  Evolvable hardware solutions for extreme temperature electronics , 2001, Proceedings Third NASA/DoD Workshop on Evolvable Hardware. EH-2001.

[20]  Wenjian Luo,et al.  Designing Polymorphic Circuits with Evolutionary Algorithm Based on Weighted Sum Method , 2007, ICES.

[21]  Kenji Toda,et al.  Real-world applications of analog and digital evolvable hardware , 1999, IEEE Trans. Evol. Comput..

[22]  Jim Tørresen,et al.  A Divide-and-Conquer Approach to Evolvable Hardware , 1998, ICES.

[23]  Lukás Sekanina,et al.  Design and Analysis of a New Self-Testing Adder Which Utilizes Polymorphic Gates , 2007, 2007 IEEE Design and Diagnostics of Electronic Circuits and Systems.