Power-Shaping Configurable Microprocessors for IoT Devices

The “Internet of Things” implies a pervasive diffusion of “IoT processors”: small mixed-signal ICs, containing specific sensing/actuating logic coupled to embedded microprocessor core(s) for control, communication, and information processing. IoT processors must be small, low cost, low power, and highly reliable in order to be embedded in remote, often inaccessible locations. Most of all, they must sustain time-varying computation loads, dictated by real time events in the environment they are embedded in. This chapter introduces design strategies for “Power-Shaping Microprocessor Systems”: with relatively limited design overhead, processor systems can be composed by independent, asynchronous clock, voltage and substrate bias islands. Depending on the relative workload of each section, each component in the processor system can be dynamically tuned to the smallest consumption level that still meets real time specification. Such option offers performance boost in the range of 30 %, and decrease in power consumption in the range of 70 %, with area overheads in the range of 5–10 % depending on the design environment. It also enables a mitigation of a rough factor of 5 in current peaks/gradients on the supply lines of each IC. This result is highly relevant, since current gradients are a significant cause of unreliability on CMOS circuits, especially in mixed analog/digital environments such as IoT processors.

[1]  Jari Nurmi,et al.  A reconfigurable FPU as IP component for SoCs , 2004, 2004 International Symposium on System-on-Chip, 2004. Proceedings..

[2]  Trevor Mudge,et al.  Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads , 2002, ICCAD 2002.

[3]  Alain J. Martin,et al.  Asynchronous Techniques for System-on-Chip Design , 2006, Proceedings of the IEEE.

[4]  Georges Gielen,et al.  Analog IC Reliability in Nanometer CMOS , 2013 .

[5]  Zhiyi Yu,et al.  A 167-Processor Computational Platform in 65 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[6]  Mahmut T. Kandemir,et al.  Leakage Current: Moore's Law Meets Static Power , 2003, Computer.

[7]  R. Guerrieri,et al.  IP-reusable 32-bit VLIW Risc core , 2001, Proceedings of the 27th European Solid-State Circuits Conference.

[8]  Andrea Zanella,et al.  Internet of Things for Smart Cities , 2014, IEEE Internet of Things Journal.

[9]  S. Borkar,et al.  Dynamic-sleep transistor and body bias for active leakage power control of microprocessors , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[10]  Franco Davoli,et al.  Energy Efficiency in the Future Internet: A Survey of Existing Approaches and Trends in Energy-Aware Fixed Network Infrastructures , 2011, IEEE Communications Surveys & Tutorials.

[11]  Kaushik Roy,et al.  Technology scaling behavior of optimum reverse body bias for standby leakage power reduction in CMOS IC's , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[12]  Enrique Rodriguez-Diaz,et al.  Intelligent DC Homes in Future Sustainable Energy Systems: When efficiency and intelligence work together , 2016, IEEE Consumer Electronics Magazine.

[13]  Anantha Chandrakasan,et al.  Optimal supply and threshold scaling for subthreshold CMOS circuits , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[14]  K. Endo,et al.  Lowest variability SOI FinFETs having multiple Vt by back-biasing , 2014, 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers.

[15]  Davide Pandini,et al.  Design methodology for low-power embedded microprocessors , 2013, 2013 23rd International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS).

[16]  O. Rozeau,et al.  28nm FDSOI technology platform for high-speed low-voltage digital applications , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[17]  Jari Nurmi,et al.  Improving Reconfigurable Hardware Energy Efficiency and Robustness via DVFS-Scaled Homogeneous MP-SoC , 2011, 2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum.

[18]  N. Planes,et al.  Switching energy efficiency optimization for advanced CPU thanks to UTBB technology , 2012, 2012 International Electron Devices Meeting.

[19]  Miltos D. Grammatikakis,et al.  Design of Cost-Efficient Interconnect Processing Units , 2008 .

[20]  Eckhard Grass,et al.  Globally Asynchronous, Locally Synchronous Circuits: Overview and Outlook , 2007, IEEE Design & Test of Computers.

[21]  Ram Krishnamurthy,et al.  F6: Signal and power integrity for SoCs , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[22]  Roberto Guerrieri,et al.  A Heterogeneous Digital Signal Processor for Dynamically Reconfigurable Computing , 2010, IEEE Journal of Solid-State Circuits.

[23]  Georges G. E. Gielen,et al.  Emerging Yield and Reliability Challenges in Nanometer CMOS Technologies , 2008, 2008 Design, Automation and Test in Europe.

[24]  Davide Pandini,et al.  Exploiting body biasing for leakage reduction: A case study , 2013, 2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[25]  Robin Wilson,et al.  A 3 GHz Dual Core Processor ARM Cortex TM -A9 in 28 nm UTBB FD-SOI CMOS With Ultra-Wide Voltage Range and Energy Efficiency Optimization , 2014, IEEE Journal of Solid-State Circuits.

[26]  Manoj Sachdev,et al.  Thermal and Power Management of Integrated Circuits , 2006, Series on Integrated Circuits and Systems.