Characterizing the VCO jitter due to the digital simultaneous switching noise

We study the simultaneous switching noise(SSN) generated by the digital I/O buffers and its impact on VCO. A simple yet accurate model is developed to analyze the ground bounce and power supply fluctuation in each region respectively. Calculation results with the models show good agreements with HSPICE simulation results. Based on the noise model, we investigate the SSN effects on the timing jitter of a current starved VCO. In this study, the RMS jitter and jittery signal spectrum are characterized.

[1]  A. Demir,et al.  Phase noise in oscillators: a unifying theory and numerical methods for characterization , 2000 .

[2]  Wei-Chung Cheng,et al.  Simultaneous switching noise analysis and low bouncing buffer design [CMOS ICs] , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[3]  Ali Hajimiri,et al.  A general theory of phase noise in electrical oscillators , 1998 .

[4]  Alper Demir,et al.  Phase noise in oscillators: a unifying theory and numerical methods for characterisation , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[5]  Pinaki Mazumder,et al.  Accurate estimating simultaneous switching noises by using application specific device modeling , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[6]  Behzad Razavi,et al.  A study of oscillator jitter due to supply and substrate noise , 1999 .

[7]  Massoud Pedram,et al.  Ground bounce in digital VLSI circuits , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[8]  J. L. Prince,et al.  Simultaneous switching ground noise calculation for packaged CMOS devices , 1991 .