A 55-GHz power-efficient frequency quadrupler with high harmonic rejection in 0.1-µm SiGe BiCMOS technology

This paper presents a V-band frequency quadrupler in 0.1-μm SiGe BiCMOS technology with 3-dB bandwidth from 44.8 to 57.2 GHz. The circuit employs cascode stacks comprising in-phase class-C common-emitter and anti-phase class-AB cascode devices to obtain current pulses at ×4 frequency. Four such cascodes driven with differential and tunable quadrature increase the 4th harmonic output power while suppressing all other harmonics 22 dB or more. Measurements show >7.4-dBm 4th harmonic output power, and >5.2% power efficiency for the core of the multiplier.

[1]  Yong Wang,et al.  A 9% power efficiency 121-to-137GHz phase-controlled push-push frequency quadrupler in 0.13μm SiGe BiCMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[2]  Nai-Chung Kuo,et al.  A 52–75 GHz frequency quadrupler in 0.25-µm SiGe BiCMOS process , 2010, The 5th European Microwave Integrated Circuits Conference.

[3]  Gabriel M. Rebeiz,et al.  High-power high-efficiency SiGe Ku- and Ka-band balanced frequency doublers , 2005, IEEE Transactions on Microwave Theory and Techniques.

[4]  Mau-Chung Frank Chang,et al.  Terahertz CMOS Frequency Generator Using Linear Superposition Technique , 2008, IEEE Journal of Solid-State Circuits.

[5]  Brian Floyd,et al.  A 76- to 81-GHz transceiver chipset for long-range and short-range automotive radar , 2014, 2014 IEEE MTT-S International Microwave Symposium (IMS2014).

[6]  H. Zirath,et al.  Development of 60-GHz front-end circuits for a high-data-rate communication system , 2004, IEEE Journal of Solid-State Circuits.

[7]  B.A. Floyd.  A 16–18.8-GHz Sub-Integer-N Frequency Synthesizer for 60-GHz Transceivers , 2008, IEEE Journal of Solid-State Circuits.