Is VHDL-A Suitable as Unified Modelling Language?